CHANGE NOTIFICATION





Analog Devices, Inc. 1630 McCarthy Blvd., Milpitas CA (408) 432-1900

June 15, 2017

Dear Sir/Madam: PCN# 061517

Subject: Notification of Change to LTC4359 Die and Datasheet

Please be advised that Analog Devices, Inc. Milpitas, California has made changes to the LTC4359 device to facilitate improvement in manufacturing yield.

Changes were made to the SHDN# pin current to improve its yield. The SHDN# pin internal pull-up current source was increased to better meet the I_{SHDN#} specification over temperature and manufacturing variation. This change slightly increases the OUT current (I_{OUT} in reverse bias condition) as shown on the attached datasheet mark-up. In addition, a metal layer was added to improve the interconnect.

The change was qualified by performing characterization over the full operating temperature range and by successfully passing High Temperature Operating Life, High Temp Storage Life, HAST, Autoclave (PCT), Thermal Shock Testing and Temperature Cycle. Product built using the new die and tested to the updated specification will be shipped with a datecode of approximately 1730.

Analog Devices will accept requests for revised samples within 30 days of the date of this notification. If we don't hear back from your company within this 30 day period, we will consider acceptance of this Change Notice by August 15, 2017.

Should you have any further questions, please feel free to contact your local Analog Devices Inc. sales person or you may contact me at 408-432-1900 ext. 2077, or by E-mail <u>JASON.HU@ANALOG.COM</u>.

Sincerely,

Jason Hu Quality Assurance Engineer

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C, IN = 12V, SOURCE = IN, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{IN}	Operating Supply Range		•	4		80	V
I _{IN}	IN Current	IN = 12V IN = OUT = 12V, SHDN = 0V IN = OUT = 24V, SHDN = 0V IN = -40V	• • • •	0	150 9 15 –15	200 20 30 –40	ДА ДА ДЦ ДЦ
l _{out}	OUT Current	$IN = 12V$, In Regulation $IN = 12V$, $\Delta V_{SD} = -1V$ $IN = 0UT = 12V$, $SHDN = 0V$ $IN = 0UT = 24V$, $SHDN = 0V$ $OUT = 12V$, $IN = SHDN = 0V$	• • • •	3	5 120 0.8 0.8 6	7.5 200 22 3 3 12	Ац О µА Ац Ац
I _{SOURCE}	SOURCE Current	$\begin{array}{l} IN = 12V, \ \Delta V_{SD} = -1V \\ IN = SOURCE = 12V, \ \overline{SHDN} = 0V \\ SOURCE = -40V \end{array}$	•	1 -0.4	150 4 -0.8	200 15 -1.5	μΑ μΑ mA
ΔV_{GATE}	Gate Drive (GATE-SOURCE)	IN = 4V, I _{GATE} = 0, -1μA IN = 8V to 80V; I _{GATE} = 0, -1μA	•	4.5 10	5.5 12	15 15	V
ΔV_{SD}	Source-Drain Regulation Voltage (IN -OUT)	$\Delta V_{GATE} = 2.5V$	•	20	30	45	mV
I _{GATE(UP)}	Gate Pull-Up Current	GATE = IN, $\Delta V_{SD} = 0.1V$	•	-6	-10	-14	μА
I _{GATE} (DOWN)	Gate Pull-Down Current	Fault Condition, $\Delta V_{GATE} = 5V$, $\Delta V_{SD} = -1V$ Shutdown Mode, $\Delta V_{GATE} = 5V$, $\Delta V_{SD} = 0.7V$	• •	70 0.6	130	180	mA mA
t _{OFF}	Gate Turn-Off Delay Time	$\begin{array}{l} \Delta V_{SD} = 0.1 V \text{ to } -1 V, \Delta V_{GATE} < 2 V, \\ C_{GATE} = 0 p F \end{array}$	•		0.3	0.5	μs
t _{on}	Gate Turn-On Delay Time	IN = 12V, SOURCE = OUT = 0V, \overline{SHDN} = 0V to 2V $\Delta V_{GATE} > 4.5V$, $C_{GATE} = 0pF$			200		μs
V _{SHDN(TH)}	SHDN Pin Input Threshold	IN = 4V to 80V	•	0.6	1.2	2	V
V _{SHDN(FLT)}	SHDN Pin Float Voltage	IN = 4V to 80V	•	0.6	1.75	2.5	V
SHON	SHDN Pin Current	SHDN = 0.5V, LTC43591, LTC4359C SHDN = 0.5V, LTC4359H SHDN = -40V Maximum Allowable Leakage, V _{IN} = 4V	• • •	-1 -0.5 -0.4	-2.6 -3 -2.6 -3 -0.8 100	-5 -5 -1.5	μΑ Αμ mA nA
V _{SOURCE(TH)}	Reverse SOURCE Threshold for GATE Off	GATE = 0V, I _{GATE(DOWN)} = 1mA	•	-0.9	-1.8	-2.7	V

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2. All currents into pins are positive; all voltages are referenced to V_{SS} unless otherwise specified.

Note 3. An internal clamp limits the OUT pin to a minimum of 100V above V_{SS} . Driving this pin with more current than 1mA may damage the device. Note 4. An internal clamp limits the GATE pin to a minimum of 10V above IN or 100V above V_{SS} . Driving this pin to voltages beyond the clamp may damage the device.

(TLINEAL

43591