onsemi

MOSFET – N-Channel, Shielded Gate, POWERTRENCH[®]

100 V, 7.5 A, 103 m Ω

FDMC86116LZ, FDMC86116LZ-L701

General Description


This N-Channel logic Level MOSFETs are produced using **onsemi**'s advanced POWERTRENCH process that incorporates Shielded Gate technology. This process has been optimized for the on-state resistance and yet maintain superior switching performance. G-S zener has been added to enhance ESD voltage level.

Features


- Max $R_{DS(on)} = 103 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 3.3 \text{ A}$
- Max $R_{DS(on)} = 153 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 2.7 \text{ A}$
- HBM ESD Protection Level > 3 kV Typical (Note 1)
- 100% UIL Tested
- These Devices are Pb-Free and are RoHS Compliant

Applications

• DC-DC Conversion







MARKING DIAGRAM

	• AXYKK FDMC 86116Z		o FDMC 86116Z ALYW		
F	DMC86116L	Z FDI	MC86116LZ-L701		
FDMC86116Z= Specific Device CodeA= Assembly SiteXY= 2-Digit Date CodeKK= 2-Digit Lot Run Traceability CodeL= Wafer Lot NumberYW= Assembly Start Week					

ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.

1. The diode connected between gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

MOSFET MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)


Symbol	Parameter			Ratings	Unit
V _{DS}	Drain to Source Voltage			100	V
V _{GS}	Gate to Source Voltage			±20	V
I _D	Drain Current	Continuous	T _C = 25°C	7.5	А
		Continuous (Note 3a)	$T_A = 25^{\circ}C$	3.3	
		Pulsed	•	15	
E _{AS}	Single Pulse Avalanche Energy (Note 2)		12	mJ	
PD	Power Dissipation $T_{C} = 25^{\circ}C$			19	W
	Power Dissipation (Note 3a) $T_A = 25^{\circ}C$			2.3	
T _J , T _{STG}	Operating and Storage Junction Temperature Range			–55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 2. Starting $T_J = 25^{\circ}$ C; N-ch: L = 1 mH, $I_{AS} = 5.0$ A, $V_{DD} = 90$ V, $V_{GS} = 10$ V.


THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
Rejc	Thermal Resistance, Junction to Case	6.5	°C/W
RθJA	Thermal Resistance, Junction to Ambient (Note 3a)	53	

R_{θJA} is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R_{θJC} is guaranteed by design while R_{θCA} is determined by the user's board design.



a. 53°C/W when mounted on a 1 in² pad of 2 oz copper




b. 125°C/W when mounted on a minimum pad of 2 oz copper

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit	
OFF CHARA	ACTERISTICS				-		
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0 \ V$	100	-	-	V	
$\frac{\Delta \text{BV}_{\text{DSS}}}{\Delta \text{T}_{\text{J}}}/$	Breakdown Voltage Temperature Coefficient	I_D = 250 $\mu A,$ referenced to 25°C	-	73	-	mV/°C	
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	1	μA	
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20$ V, $V_{DS} = 0$ V	-	-	±10	μA	
ON CHARA	CTERISTICS						
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \ \mu A$	1.0	1.8	2.2	V	
${\Delta V_{GS(th)} \over \Delta T_J}$ /	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 $\mu A,$ referenced to 25°C	-	-6	-	mV/°C	
R _{DS(on)}	Static Drain to Source On Resistance	V_{GS} = 10 V, I _D = 3.3 A	-	79	103	mΩ	
		V_{GS} = 4.5 V, I _D = 2.7 A	-	105	153	1	
		V_{GS} = 10 V, I _D = 3.3 A, T _J = 125°C	-	136	178	1	
9 FS	Forward Transconductance	$V_{DS} = 5 \text{ V}, \text{ I}_{D} = 3.3 \text{ A}$	-	11	-	S	
OYNAMIC C	HARACTERISTICS						
C _{iss}	Input Capacitance	$V_{DS} = 50 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ f} = 1 \text{ MHz}$	-	232	310	pF	
Coss	Output Capacitance	1	-	45	60	pF	
C _{rss}	Reverse Transfer Capacitance	1	_	2.4	5	pF	
Rg	Gate Resistance		-	0.7	-	Ω	
WITCHING	CHARACTERISTICS						
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 50$ V, $I_D = 3.3$ A, $V_{GS} = 10$ V,	-	4.5	10	ns	
t _r	Rise Time	$R_{GEN} = 6 \Omega$	-	1.3	10	ns	
t _{d(off)}	Turn-Off Delay Time	1	-	10	20	ns	
t _f	Fall Time	1	-	1.4	10	ns	
Q _{g(TOT)}	Total Gate Charge	V_{GS} = 0 V to 10 V, V_{DD} = 50 V, I_{D} = 3.3 A	-	4	6	nC	
Q _{g(TOT)}	Total Gate Charge	V_{GS} = 0 V to 4.5 V, V_{DD} = 50 V, I_{D} = 3.3 A	-	2	3	nC	
Q _{gs}	Total Gate Charge	V _{DD} = 50 V, I _D = 3.3 A	-	0.8	-	nC	
Q _{gd}	Gate to Drain "Miller" Charge	1	-	0.7	-	nC	
	JRCE DIODE CHARACTERISTICS	· · ·		•	-	-	
V _{SD}	Source to Drain Diode Forward	V _{GS} = 0 V, I _S = 3.3 A (Note 4)	-	0.85	1.3	V	
	Voltage	V _{GS} = 0 V, I _S = 2 A (Note 4)	-	0.82	1.2	1	
t _{rr}	Reverse Recovery Time	I _F = 3.3 A, di/dt = 100 A/μs	-	33	54	ns	
Q _{rr}	Reverse Recovery Charge	4	_	23	38	nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. Pulse Test: Pulse Width < 300 µs, Duty cycle < 2.0%.

TYPICAL CHARACTERISTICS (T_J = 25°C UNLESS OTHERWISE NOTED)



TYPICAL CHARACTERISTICS (CONTINUED) $(T_J = 25^{\circ}C \text{ UNLESS OTHERWISE NOTED})$




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Maximum Continuous Drain Current vs. Case Temperature




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Gate Leakage Current vs. Gate to Source Voltage




Figure 12. Forward Bias Safe Operating Area

TYPICAL CHARACTERISTICS (CONTINUED) ($T_J = 25^{\circ}C$ UNLESS OTHERWISE NOTED)




Figure 13. Single pulse Maximum Power Dissipation




Figure 14. Junction-to-Ambient Transient Thermal Response Curve


ORDERING INFORMATION

Device	Device Marking	Package Type	Reel Size	Tape Width	Shipping [†]
FDMC86116LZ	FDMC86116Z	WDFN8 3.3x3.3, 0.65P Power 33 (Pb–Free)	13"	12 mm	3000 / Tape & Reel
FDMC86116LZ-L701	FDMC86116Z	WDFN8 3.3x3.3, 0.65P Power 33 (Pb–Free)	13"	12 mm	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.






© Semiconductor Components Industries, LLC, 2019

WDFN8 3.3x3.3, 0.65P CASE 511DQ ISSUE 0

DATE 31 OCT 2016




- A. PACKAGE DOES NOT FULLY CONFORM TO
- JEDEC REGISTRATION MO-240.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN
- E. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. BURRS OR MOLD FLASH SHALL NOT EXCEED 0.10MM.

DOCUMENT NUMBER:	98AON13648G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION: WDFN8 3.3X3.3, 0.65P		PAGE 2 OF 2				

ON Semiconductor and una are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the right of others.

MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS



DUSEM

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>