## NCP1379

# Quasi-Resonant Current-Mode Controller for High-Power Universal Off-line Supplies 

The NCP1379 hosts a high-performance circuitry aimed to powering quasi-resonant converters. Capitalizing on a proprietary valley-lockout system, the controller shifts gears and reduces the switching frequency as the power loading becomes lighter. This results in a stable operation despite switching events always occurring in the drain-source valley. This system works down to the $4^{\text {th }}$ valley and toggles to a variable frequency mode beyond, ensuring an excellent standby power performance.

The controller includes an Over Power Protection circuit which clamps the delivered power at high-line. Safety-wise, a fixed internal timer relies on the feedback voltage to detect a fault. Once the timer elapses, the controller stops and enters auto-recovery mode, ensuring a low duty-cycle burst operation. To further improve the safety of the power supply, the NCP1379 features a pin to implement a combined brown-out/overvoltage protection.

Particularly well suited for TVs power supply applications, the controller features a low startup voltage allowing the use of an auxiliary power supply to power the device.

## Features

- Quasi-Resonant Peak Current-Mode Control Operation
- Valley Switching Operation with Valley-Lockout for Noise-Immune Operation
- Frequency Foldback at Light Load to Improve the Light Load Efficiency
- Adjustable Over Power Protection
- Auto-Recovery Output Short-Circuit Protection
- Fixed Internal 80 ms Timer for Short-Circuit Protection
- Combined Overvoltage Protection and Brown-out
- $+500 \mathrm{~mA} /-800 \mathrm{~mA}$ Peak Current Source/Sink Capability
- Internal Temperature Shutdown
- Direct Optocoupler Connection
- Low $\mathrm{V}_{\mathrm{CC}(\mathrm{on})}$ Allowing to Use a Standby Power Supply to Power the Device
- Extremely Low No-Load Standby Power
- SO8 Package
- These Devices are Pb -Free and are RoHS Compliant


## Typical Applications

- High Power ac-dc Converters for TVs, Set-Top Boxes etc.
- Offline Adapters for Notebooks

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com

## QUASI-RESONANT PWM CONTROLLER FOR HIGH POWER AC-DC WALL ADAPTERS



## PIN CONNECTIONS



ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 21 of this data sheet.

## TYPICAL APPLICATION EXAMPLE



Figure 1. Typical Application Schematic

PIN FUNCTION DESCRIPTION

| Pin $\mathbf{N}^{\circ}$ | Pin Name | Function | Pin Description |
| :---: | :---: | :---: | :--- |
| 1 | ZCD | Zero Crossing Detection <br> Adjust the over power protection | Connected to the auxiliary winding, this pin detects the core reset <br> event. <br> Also, injecting a negative voltage smaller than 0.3 V on this pin will <br> perform over power protection. |
| 2 | FB | Feedback pin | Hooking an optocoupler collector to this pin will allow regulation. |
| 3 | CS | Current sense | This pin monitors the primary peak. |
| 4 | GND | - | The controller ground |
| 5 | DRV | Driver output | The driver's output to an external MOSFET |
| 6 | $V_{\text {CC }}$ | Supplies the controller | This pin is connected to an external auxiliary voltage. |
| 7 | Fault | Overvoltage protection <br> Brown-out | This pin observes the HV rail and protects the circuit in case of low <br> main conditions. It also offers a way to latch the circuit in case of over <br> voltage event. |
| 8 | $\mathrm{C}_{\mathrm{T}}$ | Timing capacitor | A capacitor connected to this pin acts as the timing capacitor in fold- <br> back mode. |

INTERNAL CIRCUIT ARCHITECTURE


Figure 2. Internal Circuit Architecture

MAXIMUM RATINGS TABLE(S)

| Symbol | Rating | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}(\mathrm{MAX})$ ICC(MAX) | Maximum Power Supply voltage, VCC pin, continuous voltage Maximum current for VCC pin | $\begin{gathered} -0.3 \text { to } 28 \\ \pm 30 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| $\mathrm{V}_{\mathrm{DRV} \text { (MAX) }}$ <br> IDRV(MAX) | Maximum driver pin voltage, DRV pin, continuous voltage Maximum current for DRV pin | $\begin{gathered} -0.3 \text { to } 20 \\ \pm 1000 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| $V_{\text {MAX }}$ $I_{\text {MAX }}$ | Maximum voltage on low power pins (except pins $D R V$ and $V_{C C}$ ) Current range for low power pins (except pins ZCD, DRV and $\mathrm{V}_{\mathrm{CC}}$ ) | $\begin{gathered} -0.3 \text { to } 10 \\ \pm 10 \end{gathered}$ | $\underset{\mathrm{VA}}{\mathrm{~m}}$ |
| IZCD(MAX) | Maximum current for ZCD pin | +3/-2 | mA |
| $\mathrm{R}_{\theta \mathrm{JA}}$ | Thermal Resistance Junction-to-Air | 120 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {(MAX) }}$ | Maximum Junction Temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
|  | Operating Temperature Range | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
|  | Storage Temperature Range | -60 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | ESD Capability, Human Body Model (HBM) model (Note 1) | 4 | kV |
|  | ESD Capability, CDM model (Note 1) | 2 | kV |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. This device series contains ESD protection and exceeds the following tests: Human Body Model 4000 V per JEDEC Standard JESD22, Method A114E. Charged Device Model 2000 V per JEDEC Standard JESD22-C101D
2. This device contains latchup protection and exceeds 100 mA per JEDEC Standard JESD78.

ELECTRICAL CHARACTERISTICS (Unless otherwise noted: For typical values $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{ZCD}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=3 \mathrm{~V}$, $\mathrm{V}_{\mathrm{CS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {fault }}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{T}}=680 \mathrm{pF}$ ) For min $/ \mathrm{max}$ values $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Max} \mathrm{T}_{J}=150^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ )

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

SUPPLY SECTION - STARTUP AND SUPPLY CIRCUITS

| $\mathrm{V}_{\mathrm{CC}(\text { on })}$ <br> $\mathrm{V}_{\mathrm{CC}}$ (off) <br> $V_{C C}$ (hyst) <br> $\mathrm{V}_{\mathrm{CC} \text { (reset) }}$ | Supply Voltage Startup Threshold Minimum Operating Voltage Hysteresis $\mathrm{V}_{\mathrm{CC}(\text { on })}-\mathrm{V}_{\mathrm{CC}(\text { (off })}$ Internal logic reset | $V_{C C}$ increasing <br> $V_{\text {Cc }}$ decreasing <br> $\mathrm{V}_{\mathrm{CC}}$ decreasing | $\begin{gathered} 10.5 \\ 8.3 \\ 2.0 \\ 6 \end{gathered}$ | $\begin{gathered} 11.4 \\ 9.0 \\ 2.4 \\ 7 \end{gathered}$ | $\begin{gathered} 12.3 \\ 9.4 \\ -8 \end{gathered}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tvcc(off) | $\mathrm{V}_{\mathrm{CC} \text { (off) }}$ noise filter |  | - | 5 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{VCC}}$ (reset) | $\mathrm{V}_{\mathrm{CC} \text { (reset) }}$ noise filter |  | - | 20 | - | us |
| ${ }^{\text {CCC(start) }}$ | Startup current | FB pin open $V_{C C}=V_{C C(o n)}-0.5 \mathrm{~V}$ | - | 0.7 | 1.2 | mA |
| ${ }^{\mathrm{ICCl}}$ $\mathrm{I}_{\mathrm{CC} 2}$ ІсС3A ІСС3в | Supply Current <br> Device Disabled/Fault (Note 3) <br> Device Enabled/No output load on pin 5 <br> Device Switching ( $\mathrm{F}_{\mathrm{sw}}=65 \mathrm{kHz}$ ) <br> Device Switching ( $\mathrm{F}_{\mathrm{sw}}$ around 12 kHz ) | $\begin{gathered} V_{\mathrm{CC}}>\mathrm{V}_{\mathrm{CC}} \text { (off) } \\ \mathrm{F}_{\mathrm{Sw}}=10 \mathrm{kHz} \\ \mathrm{C}_{\mathrm{DRV}}=1 \mathrm{nF}, \mathrm{~F}_{\mathrm{sw}}=65 \mathrm{kHz} \\ \mathrm{C}_{\mathrm{DRV}}=1 \mathrm{nF}, \mathrm{~V}_{\mathrm{FB}}=1.25 \mathrm{~V} \end{gathered}$ | - | 1.7 1.7 2.65 2.0 | 2.0 2.0 3.00 | mA |

CURRENT COMPARATOR - CURRENT SENSE

| $\mathrm{V}_{\text {ILIM }}$ | Current Sense Voltage Threshold | $\mathrm{V}_{\mathrm{FB}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CS}}$ increasing | 0.76 | 0.80 | 0.84 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {teeb }}$ | Leading Edge Blanking Duration for V $\mathrm{V}_{\text {ILIM }}$ | Minimum on time minus $\mathrm{t}_{\mathrm{ILIM}}$ | 210 | 275 | 330 | ns |
| $\mathrm{l}_{\text {bias }}$ | Input Bias Current (Note 3) | DRV high | -2 | - | 2 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {IIIM }}$ | Propagation Delay | $\begin{gathered} \mathrm{V}_{\mathrm{CS}}>\mathrm{V}_{\text {ILIM }} \text { to } \mathrm{DRV} \text { DR } \end{gathered}$ | - | 125 | 175 | ns |
| $\mathrm{I}_{\text {peak(VCO) }}$ | Percentage of maximum peak current level at which VCO takes over (Note 4) | $\mathrm{V}_{\mathrm{FB}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CS}}$ <br> increasing | 15.4 | 17.5 | 19.6 | \% |

3. Guaranteed by design
4. The peak current setpoint goes down as the load decreases. It is frozen below $I_{\text {peak }}$ (VCO) $\left(I_{\text {peak }}=c s t\right)$
5. If negative voltage in excess to -300 mV is applied to ZCD pin, the current setpoint decrease is no longer guaranteed to be linear
6. Minimum value for $\mathrm{T}_{J}=125^{\circ} \mathrm{C}$

ELECTRICAL CHARACTERISTICS (Unless otherwise noted: For typical values $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{ZCD}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=3 \mathrm{~V}$, $\mathrm{V}_{\mathrm{CS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {fault }}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{T}}=680 \mathrm{pF}$ ) For min $/ \mathrm{max}$ values $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Max}_{\mathrm{J}}=150^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ )

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CURRENT COMPARATOR - CURRENT SENSE |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OPP(MAX) }}$ | Setpoint decrease for $\mathrm{V}_{\mathrm{ZCD}}=-300 \mathrm{mV}$ (Note 5) | $\mathrm{V}_{\mathrm{ZCD}}=-300 \mathrm{mV}, \mathrm{~V}_{\mathrm{FB}}=$ <br> $4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CS}}$ increasing | 35.0 | 37.5 | 40.0 | \% |
| $\mathrm{V}_{\mathrm{CS} \text { (stop) }}$ | Threshold for immediate fault protection activation |  | 1.125 | 1.200 | 1.275 | V |
| $\mathrm{t}_{\mathrm{BCS}}$ | Leading Edge Blanking Duration for $\mathrm{V}_{\mathrm{CS}}$ (stop) |  | - | 120 | - | ns |

DRIVE OUTPUT - GATE DRIVE

| $R_{\text {SNK }}$ RSRC | Drive Resistance DRV Sink DRV Source | $\begin{aligned} & V_{\text {DRV }}=10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DRV}}=2 \mathrm{~V} \end{aligned}$ | - | $\begin{gathered} 12.5 \\ 20 \end{gathered}$ | - | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { ISNK } \\ & \text { I SRC }^{2} \end{aligned}$ | Drive current capability DRV Sink DRV Source | $\begin{aligned} & V_{D R V}=10 \mathrm{~V} \\ & V_{D R V}=2 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 800 \\ & 500 \end{aligned}$ | - | mA |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time (10\% to $90 \%$ ) | $\begin{gathered} \mathrm{C}_{\mathrm{DRV}}=1 \mathrm{nF}, \mathrm{~V}_{\mathrm{DRV}} \text { from } 0 \\ \text { to } 12 \mathrm{~V} \end{gathered}$ | - | 40 | 75 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time (90\% to $10 \%$ ) | $\begin{gathered} \mathrm{C}_{\mathrm{DRV}}=1 \mathrm{nF}, \mathrm{~V}_{\text {DRV }} \text { from } 0 \\ \text { to } 12 \mathrm{~V} \end{gathered}$ | - | 25 | 60 | ns |
| $\mathrm{V}_{\text {DRV (low) }}$ | DRV Low Voltage | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}(\mathrm{offl})}+0.2 \mathrm{~V} \\ \mathrm{C}_{\mathrm{DRV}}=1 \mathrm{nF}, \mathrm{R}_{\mathrm{DRV}}=33 \mathrm{k} \Omega \end{gathered}$ | 8.4 | 9.1 | - | V |
| $\mathrm{V}_{\text {DRV (high) }}$ | DRV High Voltage (Note 6) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}(\mathrm{MAX})} \\ \mathrm{C}_{\mathrm{DRV}}=1 \mathrm{nF} \end{gathered}$ | 10.5 | 13.0 | 15.5 | V |

DEMAGNETIZATION INPUT - ZERO VOLTAGE DETECTION CIRCUIT

| $\mathrm{V}_{\mathrm{ZCD} \text { (TH) }}$ | ZCD threshold voltage | $\mathrm{V}_{\text {ZCD }}$ decreasing | 35 | 55 | 90 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{ZCD}(\mathrm{HYS})}$ | ZCD hysteresis | $\mathrm{V}_{\mathrm{ZCD}}$ increasing | 15 | 35 | 55 | mV |
| $\begin{aligned} & \mathrm{V}_{\mathrm{CH}} \\ & \mathrm{~V}_{\mathrm{CL}} \end{aligned}$ | Input clamp voltage High state Low state | $\begin{aligned} & I_{\text {pin1 }}=3.0 \mathrm{~mA} \\ & I_{\text {pin } 1}=-2.0 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} 8 \\ -0.9 \end{gathered}$ | $\begin{gathered} 10 \\ -0.7 \end{gathered}$ | $\begin{gathered} 12 \\ -0.3 \end{gathered}$ | V |
| $\mathrm{t}_{\text {DEM }}$ | Propagation Delay | $\begin{aligned} & \mathrm{V}_{\mathrm{ZCD}} \text { decreasing from } 4 \mathrm{~V} \\ & \text { to }-0.3 \mathrm{~V} \end{aligned}$ | - | 150 | 250 | ns |
| $\mathrm{C}_{\text {PAR }}$ | Internal input capacitance |  | - | 10 | - | pF |
| tblank | Blanking delay after on-time |  | 2.30 | 3.15 | 4.00 | us |
| $\mathrm{t}_{\text {outSs }}$ $t_{\text {out }}$ | Timeout after last demag transition | During soft-start After the end of soft-start | $\begin{aligned} & 28 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & \hline 41 \\ & 5.9 \end{aligned}$ | $\begin{gathered} 54 \\ 6.7 \end{gathered}$ | $\mu \mathrm{s}$ |
| R ${ }_{\text {ZCD (pdown) }}$ | Pulldown resistor (Note 3) |  | 140 | 320 | 700 | $\mathrm{k} \Omega$ |

TIMING CAPACITOR - TIMING CAPACITOR

| $\mathrm{V}_{\mathrm{CT}(\mathrm{MAX})}$ | Maximum voltage on $\mathrm{C}_{\mathrm{T}}$ pin | $\mathrm{V}_{\mathrm{FB}}<\mathrm{V}_{\mathrm{FB}(\mathrm{TH})}$ | 5.15 | 5.40 | 5.65 | V |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CT}}$ | Source current | $\mathrm{V}_{\mathrm{CT}}=0 \mathrm{~V}$ | 18 | 20 | 22 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{CT}(\mathrm{MIN})}$ | Minimum voltage on $\mathrm{C}_{\mathrm{T}}$ pin, discharge switch <br> activated |  | - | - | 90 | mV |
| $\mathrm{C}_{\mathrm{T}}$ | Recommended timing capacitor value |  |  | 220 |  | pF |

FEEDBACK SECTION - FEEDBACK

| $\mathrm{R}_{\mathrm{FB} \text { (pullup) }}$ | Internal pullup resistor |  | 15 | 18 | 22 | $\mathrm{k} \Omega$ |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {ratio }}$ | Pin FB to current setpoint division ratio |  | 3.8 | 4.0 | 4.2 |  |
| $\mathrm{~V}_{\mathrm{FB}(\mathrm{TH})}$ | FB pin threshold under which $\mathrm{C}_{\mathrm{T}}$ is clamped to <br> $\mathrm{V}_{\mathrm{CT}(\mathrm{MAX})}$ |  | 0.26 | 0.30 | 0.34 | V |

3. Guaranteed by design
4. The peak current setpoint goes down as the load decreases. It is frozen below $I_{\text {peak }}$ (VCO) $\left(I_{\text {peak }}=c s t\right)$
5. If negative voltage in excess to -300 mV is applied to ZCD pin, the current setpoint decrease is no longer guaranteed to be linear
6. Minimum value for $\mathrm{T}_{J}=125^{\circ} \mathrm{C}$

ELECTRICAL CHARACTERISTICS (Unless otherwise noted: For typical values $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{ZCD}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=3 \mathrm{~V}$, $\mathrm{V}_{\mathrm{CS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {fault }}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{T}}=680 \mathrm{pF}$ ) For min $/$ max values $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Max} \mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ )

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FEEDBACK SECTION - FEEDBACK |  |  |  |  |  |  |
|  | Valley threshold |  |  |  |  | V |
| $\mathrm{V}_{\mathrm{H} 2 \mathrm{D}}$ | FB voltage where $1^{\text {st }}$ valley ends and $2^{\text {nd }}$ valley starts | $V_{F B}$ decreases | 1.316 | 1.4 | 1.484 |  |
| $\mathrm{V}_{\mathrm{H} 3 \mathrm{D}}$ | FB voltage where $2^{\text {nd }}$ valley ends and $3^{\text {rd }}$ valley starts | $V_{F B}$ decreases | 1.128 | 1.2 | 1.272 |  |
| $\mathrm{V}_{\mathrm{H} 4 \mathrm{D}}$ | FB voltage where $3^{\text {rd }}$ valley ends and $4^{\text {th }}$ valley starts | $V_{F B}$ decreases | 0.846 | 0.9 | 0.954 |  |
| $\mathrm{V}_{\text {HVCOD }}$ | FB voltage where $4^{\text {th }}$ valley ends and VCO starts | $V_{F B}$ decreases | 0.732 | 0.8 | 0.828 |  |
| V HVCOI | FB voltage where VCO ends and $4^{\text {th }}$ valley starts | $V_{F B}$ increases | 1.316 | 1.4 | 1.484 |  |
| $\mathrm{V}_{\mathrm{H} 41}$ | FB voltage where $4^{\text {th }}$ valley ends and $3^{\text {rd }}$ valley starts | $\mathrm{V}_{\mathrm{FB}}$ increases | 1.504 | 1.6 | 1.696 |  |
| $\mathrm{V}_{\mathrm{H} 31}$ | FB voltage where $3^{\text {rd }}$ valley ends and $2^{\text {nd }}$ valley starts | $\mathrm{V}_{\mathrm{FB}}$ increases | 1.692 | 1.8 | 1.908 |  |
| $\mathrm{V}_{\mathrm{H} 21}$ | FB voltage where $2^{\text {nd }}$ valley ends and $1^{\text {st }}$ valley starts | $\mathrm{V}_{\mathrm{FB}}$ increases | 1.880 | 2.0 | 2.120 |  |

PROTECTIONS - FAULT PROTECTION

| $\mathrm{T}_{\text {SHDN }}$ | Thermal Shutdown | Device switching (Fsw around 65 kHz ) | 140 | - | 170 | ${ }^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {SHDN(HYS })}$ | Thermal Shutdown Hysteresis |  | - | 40 | - | ${ }^{\circ} \mathrm{C}$ |
| tovLD | Overload Timer | $\mathrm{V}_{\mathrm{FB}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CS}}>\mathrm{V}_{\text {ILIM }}$ | 75 | 85 | 95 | ms |
| tovLD(off) | OFF phase in auto-recovery fault mode |  | 1.0 | 1.2 | 1.4 | s |
| ${ }_{\text {tsstart }}$ | Soft-start duration | $\begin{gathered} \mathrm{V}_{\mathrm{FB}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CS}} \text { ramping } \\ \text { up, measured from } 1^{\mathrm{st}} \\ \mathrm{DRV} \text { pulse to } \mathrm{V}_{\mathrm{CS}} \text { (peak) } \\ 90 \% \text { of } \mathrm{V}_{\text {ILIM }} \end{gathered}$ | 2.8 | 3.8 | 4.8 | ms |
| $\mathrm{V}_{\mathrm{BO}}$ | Brown-Out level | $\mathrm{V}_{\text {Fault }}$ decreasing | 0.744 | 0.800 | 0.856 | V |
| $\mathrm{I}_{\text {во }}$ | Sourced hysteresis current $\mathrm{V}_{\text {Fault }}>\mathrm{V}_{\mathrm{BO}}$ | $\mathrm{V}_{\text {Fault }}=\mathrm{V}_{\mathrm{BO}}+0.2 \mathrm{~V}$ | 9 | 10 | 11 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {BO}}$ (delay) | Delay before entering and exiting Brown-out |  | 22.5 | 30.0 | 37.5 | us |
| $\mathrm{V}_{\text {OVP }}$ | Internal Fault detection level for OVP | $\mathrm{V}_{\text {Fault }}$ increasing | 2.35 | 2.5 | 2.65 | V |
| $\mathrm{t}_{\text {latch(delay) }}$ | Delay before latch confirmation (OVP) |  | 22.5 | 30 | 37.5 | us |
| $\mathrm{V}_{\text {Fault(clamp) }}$ | Clamped voltage (Fault pin left open) | Fault pin open | 1.0 | 1.2 | 1.4 | V |
| $\mathrm{R}_{\text {Fault(clamp) }}$ | Clamping resistor (Note 3) |  | 1.30 | 1.55 | 1.80 | k $\Omega$ |

3. Guaranteed by design
4. The peak current setpoint goes down as the load decreases. It is frozen below $I_{\text {peak }}$ (VCO) $\left(l_{\text {peak }}=c s t\right)$
5. If negative voltage in excess to -300 mV is applied to ZCD pin, the current setpoint decrease is no longer guaranteed to be linear
6. Minimum value for $\mathrm{T}_{J}=125^{\circ} \mathrm{C}$


Figure 3. $\mathbf{V}_{\mathbf{C C}(o n)}$ vs. Junction Temperature


Figure 5. ICC2 vs. Junction Temperature


Figure 7. I $\mathrm{ICC3B}^{\mathrm{B}}$ vs. Junction Temperature


Figure 4. $\mathbf{V}_{\mathbf{C C}(\text { off) }}$ vs. Junction Temperature


Figure 6. ICC3A vs. Junction Temperature


Figure 8. $\mathrm{I}_{\mathrm{CC}(\text { start })}$ vs. Junction Temperature


Figure 9. $\mathrm{V}_{\text {ILIM }}$ vs. Junction Temperature


Figure 11. $\mathbf{V}_{\mathbf{C S}(\text { stop) }}$ vs. Junction Temperature


Figure 13. $\mathrm{V}_{\mathrm{DRV} \text { (low) }}$ vs. Junction Temperature


Figure 10. TLEB vs. Junction Temperature


Figure 12. $\mathrm{V}_{\mathrm{OPP}(\mathrm{MAX})}$ vs. Junction Temperature


Figure 14. $\mathbf{V}_{\text {DRV(high) }}$ vs. Junction Temperature


Figure 15. $\mathrm{V}_{\mathrm{ZCD}}(\mathrm{th})$ vs. Junction Temperature


Figure 17. $\mathrm{T}_{\text {BLANK }}$ vs. Junction Temperature


Figure 19. $\mathrm{T}_{\text {out }}$ vs. Junction Temperature


Figure 16. $\mathrm{V}_{\mathrm{ZCD}}(\mathrm{hys})$ vs. Junction Temperature


Figure 18. $\mathrm{T}_{\text {outSs }}$ vs. Junction Temperature


Figure 20. $\mathbf{V}_{\text {BO }}$ vs. Junction Temperature


Figure 21. IBO vs. Junction Temperature

## APPLICATION INFORMATION

NCP1379 implements a standard current-mode architecture operating in quasi-resonant mode. Thanks to a proprietary circuitry, the controller prevents valley-jumping instability and steadily locks out in selected valley as the power demand goes down. Once the fourth valley is reached, the controller continues to reduce the frequency further down, offering excellent efficiency over a wide operating range. Due to a fault timer combined to an OPP circuitry, the controller is able to efficiently limit the output power at high-line.

- Quasi-Resonance Current-mode operation: implementing quasi-resonance operation in peak current-mode control, the NCP1379 optimizes the efficiency by switching in the valley of the MOSFET drain-source voltage. Due to a proprietary circuitry, the controller locks-out in a selected valley and remains locked until the output loading significantly changes. This behavior is obtained by monitoring the feedback voltage. When the load becomes lighter, the feedback setpoint changes and the controller jumps into the next valley. It can go down to the $4^{\text {th }}$ valley if necessary. Beyond this point, the controller reduces its switching frequency by freezing the peak current setpoint. During quasi-resonance operation, in case of very damped valleys, a $5.9 \mu$ stimer adds the missing valleys.
- Frequency reduction in light-load conditions: when the $4^{\text {th }}$ valley is left, the controller reduces the switching frequency which naturally improves the standby power by a reduction of all switching losses.
- Overpower protection (OPP): When the voltage on ZCD pin swings in flyback polarity, a direct image of the input voltage is applied on ZCD pin. We can thus reduce the peak current depending of the ZCD pin voltage level during the on-time.
- Internal soft-start: a soft-start precludes the main power switch from being stressed upon start-up. Its duration is fixed and equal to 3.8 ms .
- Fault input: the NCP1379 and D versions include a brown-out circuit which safely stops the controller in case the input voltage is too low. Restart occurs via a complete startup sequence (latch reset and soft-start). During normal operation, the voltage on this pin is clamped to 1.2 V to give enough room for OVP detection. If the voltage on this pin increases above 2.5 V , the part latches-off.
- Short-circuit protection: short-circuit and especially over-load protections are difficult to implement when a strong leakage inductance between auxiliary and power windings affects the transformer (where the auxiliary winding level does not properly collapse in presence of an output short). Here, when the internal 0.8 V maximum peak current limit is activated, the timer starts counting up. If the fault disappears, the timer counts down. If the timer reaches completion while the error flag is still present, the controller stops the pulses and goes into auto-recovery mode.


## NCP1379 OPERATING MODES

NCP1379 has two operating mode: quasi-resonant operation and VCO operation for the frequency foldback.

The operating mode is fixed by the FB voltage as portrayed by Figure 22:

- Quasi-resonant operation occurs for FB voltage higher than 0.8 V (FB decreasing) or higher than 1.4 V ( FB increasing) which correspond to high output power and medium output power. The peak current is variable and is set by the FB voltage divided by 4.
- Frequency foldback or VCO mode occurs for FB voltage lower than 0.8 V (FB decreasing) or lower than 1.4 V (FB increasing). This corresponds to low output power.
- During VCO mode, the peak current decreases down to $17.5 \%$ of its maximum value and is then frozen. The switching frequency is variable and decreases as the output load decreases.
- The switching frequency is set by the end of charge of the capacitor connected to the $\mathrm{C}_{\mathrm{T}}$ pin. This capacitor is charged with a constant current source and the capacitor voltage is compared to an internal threshold fixed by FB voltage. When this capacitor voltage reaches the threshold the capacitor is rapidly discharged down to 0 V and a new period start.


Figure 22. Operating Valley According to FB Voltage

## VALLEY DETECTION AND SELECTION

The valley detection is done by monitoring the voltage of the auxiliary winding of the transformer. A valley is detected when the voltage on pin 1 crosses down the 55 mV internal
threshold. When a valley is detected, an internal counter is incremented. The operating valley ( $1^{\text {st }}, 2^{\text {nd }}, 3^{\text {rd }}$ or $4^{\text {th }}$ ) is determined by the FB voltage as shown by Figure 22.


As the output load decreases (FB voltage decreases the valleys are incremented from the first to the fourth. When the fourth valley is reached, if FB voltage further decreases below 0.8 V , the controller enters VCO mode.

During VCO operation, the peak current continues to decrease until it reaches $17.5 \%$ of the maximum peak current: the switching frequency expands to deliver the
necessary output power. This allows achieving very low standby power consumption.

The Figure 24 shows a simulation case where the output current of a $19 \mathrm{~V} / 60 \mathrm{~W}$ decreases from 2.8 A to 0.1 A . No instability is seen during the valley transitions (Figures 25, 26, 27 and 28)


Figure 24. Output Load is Decreased from 2.4 A to 0.5 A at 120 Vdc Input Voltage


Figure 25. Zoom 1: $\mathbf{1}^{\text {st }}$ to $\mathbf{2}^{\text {nd }}$ Valley Transition


Figure 26. Zoom 2: $\mathbf{2}^{\text {nd }}$ to $3^{\text {rd }}$ Valley Transition


Figure 27. Zoom 3: $3^{\text {rd }}$ to $4^{\text {th }}$ Valley Transition


Figure 28. Zoom 4: 4 ${ }^{\text {th }}$ Valley to VCO Mode Transition

## Time Out

In case of extremely damped free oscillations, the ZCD comparator can be unable to detect the valleys. To avoid such situation, NCP1379 integrates a Time Out function that acts as a substitute clock for the decimal counter inside the logic bloc. The controller thus continues its normal operation. To avoid having a too big step in frequency, the time out duration is set to $5.9 \mu \mathrm{~s}$. Figures 30 and 31 detail the time out operation.

The NCP1379 also features an extended time out during the soft-start.

Indeed, at startup, the output voltage reflected on the auxiliary winding is low. Because of the voltage drop
introduced by the Over Power Compensation diode (Figure 35), the voltage on the ZCD pin is very low and the ZCD comparator might be unable to detect the valleys. In this condition, setting the DRV Latch with the $5.9 \mu \mathrm{~s}$ time-out leads to a continuous conduction mode operation (CCM) at the beginning of the soft-start. This CCM operation only last a few cycles until the voltage on ZCD pin becomes high enough to be detected by the ZCD comparator.
To avoid this, the time-out duration is extended to $40 \mu \mathrm{~s}$ during the soft-start in order to ensure that the transformer is fully demagnetized before the MOSFET is turned-on.


Figure 29. Time Out Circuit


Figure 30. Time Out Case $n^{\circ} 1$ : the $3^{\text {rd }}$ Valley is Missing


Figure 31. Time Out Case $n^{\circ} 2$ : the $3^{\text {rd }}$ and $4^{\text {th }}$ Valley are Missing

## VCO MODE

VCO operation occurs for FB voltage lower than 0.8 V (FB decreasing), or lower than 1.4 V (FB increasing). This corresponds to low output power.

During VCO operation, the switching frequency is variable and expands as the output power decreases. The peak current is fixed to $17.5 \%$ of his maximum value when $\mathrm{V}_{\mathrm{FB}}<0.56 \mathrm{~V}$.

The frequency is set by the end of charge of the capacitor connected to the $\mathrm{C}_{\mathrm{T}}$ pin. This capacitor is charged with a constant current source and its voltage is compared to an internal threshold ( $\mathrm{V}_{\text {FBth }}$ ) fixed by FB voltage (see

Figure 23). When this capacitor voltage reaches the threshold, the capacitor is rapidly discharged down to 0 V and a new period start. The internal threshold is inversely proportional to FB voltage. The relationship between $\mathrm{V}_{\mathrm{FB}}$ and $V_{\text {FBth }}$ is given by Equation 1.

$$
\begin{equation*}
\mathrm{V}_{\mathrm{FBth}}=6.5-(10 / 3) \mathrm{V}_{\mathrm{FB}} \tag{eq.1}
\end{equation*}
$$

When $\mathrm{V}_{\mathrm{FB}}$ is lower than $0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CT}}$ is clamped to $\mathrm{V}_{\mathrm{CT}(\mathrm{MAX})}$ which is typically 5.5 V . Figure 32 shows the VCO mode at works.


Figure 32. In VCO Mode, as the Power Output Decreases the Frequency Expands

## SHORT-CIRCUIT OR OVERLOAD MODE

Figure 33 shows the implementation of the fault timer.


Figure 33. Fault Detection Schematic

When the current in the MOSFET is higher than $\mathrm{V}_{\text {ILIM }}$ $/ \mathrm{R}_{\text {sense }}$, "Max Ip" comparator trips and the digital timer starts counting: the timer count is incremented each 10 ms . When the current comes back within safe limits, "Max Ip" comparator becomes silent and the timer count down: the timer count is decremented each 10 ms . In normal overload conditions the timer reaches its completion when it has counted up 8 times 10 ms .

When the timers reaches its completion, the circuit enter auto-recovery mode: the circuit stops all operations during 1.2 s typically and re-start. This ensures a low duty-cycle burst operation in fault mode (around 6.7\%).

In parallel to the cycle-by-cycle sensing of the CS pin, another comparator with a reduced LEB ( $\mathrm{t}_{\mathrm{BCS}}$ ) and a threshold of 1.2 V is able to sense winding short-circuit and immediately stop the controller. This additional protection is also auto-recovery.


Figure 34. Auto-Recovery Overload Protection Chronograms

## OVER POWER COMPENSATION

The over power compensation is achieved by monitoring the signal on ZCD pin (pin 1). Indeed, a negative voltage applied on this pin directly affects the internal voltage reference setting the maximum peak current (Figure 35).

When the power MOSFET is turned-on, the auxiliary winding voltage becomes a negative voltage proportional to
the input voltage. As the auxiliary winding is already connected to ZCD pin for the valley detection, by selecting the right values for $R_{o p u}$ and $R_{\text {opl }}$, we can easily perform over power compensation.


Figure 35. Over Power Compensation Circuit

To ensure optimal zero-crossing detection, a diode is needed to bypass $\mathrm{R}_{\text {opu }}$ during the off-time.

If we apply the resistor divider law on pin 1 during the on-time, we obtain the following relationship:

$$
\begin{equation*}
\frac{\mathrm{R}_{\mathrm{zcd}}+\mathrm{R}_{\mathrm{opu}}}{R_{\mathrm{opl}}}=-\frac{\mathrm{N}_{\mathrm{p}, \mathrm{aux}} \mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OPP}}}{\mathrm{~V}_{\mathrm{OPP}}} \tag{eq.2}
\end{equation*}
$$

Where:
$\mathrm{N}_{\mathrm{p} \text {,aux }}$ is the auxiliary to primary turn ration: $\mathrm{N}_{\mathrm{p}, \mathrm{aux}}=\mathrm{N}_{\mathrm{aux}}$ / $\mathrm{N}_{\mathrm{p}}$
$\mathrm{V}_{\mathrm{IN}}$ is the DC input voltage
$V_{\text {OPP }}$ is the negative OPP voltage
By selecting a value for $R_{\text {opl }}$, we can easily deduce $R_{\text {opu }}$ using Equation 2. While selecting the value for $\mathrm{R}_{\text {opl }}$, we must be careful not choosing a too low value for this resistor in order to have enough voltage for zero-crossing detection during the off-time. We recommend having at least 8 V on ZCD pin, the maximum voltage being 10 V .

During the off-time, ZCD pin voltage can be expressed as follows:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{ZCD}}=\frac{\mathrm{R}_{\mathrm{opl}}}{\mathrm{R}_{\mathrm{ZCD}}+\mathrm{Ropl}}\left(\mathrm{~V}_{\mathrm{auz}}-\mathrm{V}_{\mathrm{d}}\right) \tag{eq.3}
\end{equation*}
$$

We can thus deduce the relationship between $\mathrm{R}_{\text {opl }}$ and $\mathrm{R}_{\mathrm{zcd}}$ :

$$
\begin{equation*}
\frac{\mathrm{R}_{\mathrm{ZCD}}}{\mathrm{R}_{\mathrm{opl}}}=\frac{\mathrm{V}_{\mathrm{aux}}-\mathrm{V}_{\mathrm{d}}-\mathrm{V}_{\mathrm{ZCD}}}{\mathrm{~V}_{\mathrm{ZCD}}} \tag{eq.4}
\end{equation*}
$$

- $\mathrm{V}_{\mathrm{aux}}=18 \mathrm{~V}$
- $\mathrm{V}_{\mathrm{d}}=0.6 \mathrm{~V}$
- $\mathrm{N}_{\mathrm{p}, \mathrm{aux}}=0.18$

If we want at least 8 V on ZCD pin, we have:

$$
\frac{R_{\mathrm{ZCD}}}{R_{\mathrm{opl}}}=\frac{\mathrm{V}_{\mathrm{aux}}-\mathrm{V}_{\mathrm{d}}-\mathrm{V}_{\mathrm{ZCD}}}{\mathrm{~V}_{\mathrm{ZCD}}}=\frac{18-0.6-8}{8}=1.2 \text { (eq. 5) }
$$

We can choose: $\mathrm{R}_{\mathrm{zcd}}=1 \mathrm{k} \Omega$ and $\mathrm{R}_{\mathrm{opl}}=1 \mathrm{k} \Omega$.
For the over power compensation, we need to decrease the peak current by $37.5 \%$ at high line ( 370 Vdc ). The corresponding OPP voltage is:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{OPP}}=0.375 \times \mathrm{V}_{\mathrm{ILIM}}=-300 \mathrm{mV} \tag{eq.6}
\end{equation*}
$$

Using Equation 2, we have:

$$
\begin{align*}
\frac{R_{\mathrm{ZCD}}+R_{\mathrm{opu}}}{R_{\mathrm{opl}}} & =-\frac{\mathrm{N}_{\mathrm{p}, \mathrm{aux}} \mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OPP}}}{\mathrm{~V}_{\mathrm{OPP}}}  \tag{eq.7}\\
& =\frac{-0.18 \times 370-(-0.3)}{(-0.3)}=221
\end{align*}
$$

Thus,

$$
R_{\text {opu }}=221_{\text {Ropl }}-R_{\text {ZCD }}=221 \times 1 \mathrm{k}-1 \mathrm{k}=\underset{\text { (eq. 8) }}{220 \mathrm{k} \Omega}
$$

Design example:

## OVERVOLTAGE PROTECTION / BROWN-OUT

NCP1379 combine brown-out and overvoltage detection on the pin Fault.


Figure 36. Brown-out and Overvoltage Protection

In order to protect the power supply against low input voltage condition, the pin 7 permanently monitors a fraction of the bulk voltage through a voltage divider. When this image of bulk voltage is below the $\mathrm{V}_{\mathrm{BO}}$ threshold, the controller stops switching. When the bulk voltage comes back within safe limits, the circuit restarts pulsing. The hysteresis for the brown-out function is implemented with a high side current source sinking $10 \mu \mathrm{~A}$ when the brown-out comparator is high $\left(\mathrm{V}_{\text {bulk }}>\mathrm{V}_{\text {bulk(on) }}\right)$

In order to avoid having a too high voltage on pin 7 if the bulk voltage is high, an internal clamp limits the voltage.

In case of over voltage, the zener diode will start to conduct and inject current inside the internal clamp resistor $\mathrm{R}_{\text {clamp }}$ thus causing pin 7 voltage to increase. When this voltage reaches $\mathrm{V}_{\mathrm{OVP}}$, the controller latches-off and stays latched. The controller will be reset if $\mathrm{V}_{\mathrm{CC}}$ falls bellow $\mathrm{V}_{\mathrm{CC}(\text { reset })}$ or if a brown-out occurs (Figure 37).


Figure 37. Operating Chronograms in Case of Overvoltage with NCP1379 Supplied by an Auxiliary Power Supply

The following equations show how to calculate the brown-out resistors.

First of all, select the bulk voltage value at which the controller must start switching ( $\mathrm{V}_{\text {bulk(on) }}$ ) and the bulk voltage for shutdown ( $\mathrm{V}_{\mathrm{bulk}(\mathrm{off})}$ ). Then use the following equation to calculate $\mathrm{R}_{\mathrm{bou}}$ and $\mathrm{R}_{\mathrm{bol}}$.

$$
\begin{array}{r}
R_{\text {bol }}=\frac{V_{B O}\left(V_{\text {bulk(on) }}-V_{\text {bulk(off) }}\right)}{I_{B O}\left(V_{\text {bulk(on) }}-V_{B O}\right)} \\
R_{\text {bou }}=\frac{R_{\text {bol }}\left(V_{\text {bulk(on) }}-V_{B O}\right)}{V_{B O}} \tag{eq.10}
\end{array}
$$

## DESIGN EXAMPLE

$\mathrm{V}_{\mathrm{BO}}=0.8 \mathrm{~V}$
$\mathrm{I}_{\mathrm{BO}}=10 \mu \mathrm{~A}$
We select: $\mathrm{V}_{\text {bulk(on) }}=120 \mathrm{~V}, \mathrm{~V}_{\text {bulk(off) }}=60 \mathrm{~V}$

$$
\begin{aligned}
& R_{\text {bol }}=\frac{V_{B O}\left(V_{\text {bulk(on) }}-V_{\text {bulk(offf }}\right)}{\mathrm{I}_{\mathrm{BO}}\left(\mathrm{~V}_{\text {bulk(on) }}-\mathrm{V}_{\mathrm{BO}}\right)} \\
& =\frac{0.8(120-60)}{10 \times 10^{-6}(120-0.8)}=40.3 \mathrm{k} \Omega
\end{aligned}
$$

$$
\begin{align*}
& R_{\text {bou }}=\frac{R_{\text {bol }}\left(V_{\text {bulk(on) }}-V_{B O}\right)}{V_{B O}}  \tag{eq.12}\\
& =\frac{40.3 \times 10^{3}(120-0.8)}{0.8}=6 \mathrm{M} \Omega \tag{eq.11}
\end{align*}
$$

ORDERING INFORMATION

| Device | Package Type | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: |
| NCP1379DR2G | SOIC-8 | (Pb free) |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

The products described herein (NCP1379), may be covered by one or more of the following U.S. patents; $6,362,067$ and $5,073,850$. There may be other patents pending.


SOIC-8 NB
CASE 751-07
ISSUE AK
SCALE 1:1
DATE 16 FEB 2011


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW
7. 751-01 THRU 751-06 AR
STANDARD IS 751-07.

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
|  | 4.80 | 5.00 | 0.189 | 0.197 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC |  | 0.050 BSC |  |
| H | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0 | $0^{\circ}$ | $8^{\circ}$ | 0 |
|  | $\circ$ | 8 |  |  |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

## GENERIC

MARKING DIAGRAM*



XXXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
= Year
$\begin{array}{ll}\mathrm{W} & =\text { Work Week } \\ \text { - } & =\text { Pb-Free Package }\end{array}$
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-\mathrm{Free}$ indicator, " G " or microdot " $\mathrm{=}$ ", may or may not be present. Some products may not follow the Generic Marking.
*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY' in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-8 NB | PAGE 1 OF 2 |

[^0] rights of others.

SOIC-8 NB
CASE 751-07
ISSUE AK
DATE 16 FEB 2011

STYLE

| PIN 1. | EMITTER |
| ---: | :--- |
| 2. | COLLECTOR |
| 3. | COLLECTOR |
| 4. | EMITTER |
| 5. | EMITTER |
| 6. | BASE |
| 7. | BASE |
| 8. | EMITTER |
| STYLE 5: |  |
| PIN 1. | DRAIN |
| 2. | DRAIN |
| 3. | DRAIN |
| 4. | DRAIN |
| 5. | GATE |
| 6. | GATE |
| 7. | SOURCE |
| 8. | SOURCE |

STYLE 9:
PIN 1. EMITTER, COMMON
COLLECTOR, DIE \#1 COLLECTOR, DIE \#2 EMITTER, COMMON EMITTER, COMMON BASE, DIE \#2
BASE, DIE \#1
8. EMITTER, COMMON

STYLE 13:
PIN 1. N.C.
2. SOURCE
3. SOURCE

GATE
DRAIN
DRAIN
DRAIN
8. DRAIN

STYLE 17:
PIN 1. VCC
V2OUT
V10UT
V10UT
TXE
RXE
VEE
7. GND
8. ACC

STYLE 21:
PIN 1. CATHODE 1
2. CATHODE 2
3. CATHODE 3

CATHODE 4
CATHODE 5
6. COMMON ANODE
7. COMMON ANODE
8. CATHODE 6

STYLE 25:
PIN 1. VIN
2. $\mathrm{N} / \mathrm{C}$

REXT
GND
IOUT
IOUT
IOUT
8. IOUT

## STYLE 29

PIN 1. BASE, DIE \#
EMITTER, \#1
BASE, \#2
. EMITTER, \#2
5. COLLECTOR, \#2
6. COLLECTOR, \#2
7. COLLECTOR, \#1
8. COLLECTOR, \#1

STYLE
PIN 1. COLIECTOR,
2. COLLECTOR, \#
3. COLLECTOR, \#2

COLLECTOR, \#2
BASE, \#2
. EMITTER, \#2
7. BASE, \#1
8. EMITTER, \#1

STYLE 6:
PIN 1. SOURCE
DRAIN
3. DRAIN
4. SOURCE

SOURCE
6. GATE
7. GATE
8. SOURCE

STYLE 10:
PIN 1. GROUND
2. BIAS 1
3. OUTPUT

GROUND
GROUND
BIAS 2
7. INPUT
8. GROUND

STYLE 14
PIN 1. N-SOURCE
2. N-GATE
. P-SOURCE
P-GATE
5.DRAIN
6. P-DRAIN
7. N-DRAIN
8. N -DRAIN

STYLE 18
PIN 1. ANODE
2. ANODE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. CATHODE
8. CATHODE

STYLE 22 :
PIN 1. I/O LINE
2. COMMON CATHODE/VCC
3. COMMON CATHODE/VCC
4. I/O LINE 3
5. COMMON ANODE/GND
6. I/O LINE 4
7. I/O LINE 5
8. COMMON ANODE/GND

STYLE 26:
PIN 1. GND
2. $\mathrm{dv} / \mathrm{dt}$
3. ENABLE
4. ILIMIT

SOURCE
SOURCE
SOURCE
8. VCC

STYLE 30:
PIN 1. DRAIN 1
2. DRAIN 1
. GATE 2
4. SOURCE 2
5. SOURCE 1/DRAIN 2
. SOURCE 1/DRAIN 2
SOURCE 1/DRAIN 2
8. GATE 1

STYLE 3
STYLE
2. DRAIN, DIE
2. DRAIN, \#1
2. DRAIN, \#
3. DRAIN, \#2
4. DRAIN, \#2
5. GATE, \#2
7. GATE, \#1
8. SOURCE, \#1

## STYLE 7

PIN 1. INPUT
2. EXTERNAL BYPASS
3. THIRD STAGE SOURCE
4. GROUND
5. DRAIN
6. GATE 3
7. SECOND STAGE Vd
8. FIRST STAGE Vd

## STYLE 11:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. DRAIN 2
7. DRAIN 1
8. DRAIN 1

## STYLE 15:

PIN 1. ANODE 1
2. ANODE 1
3. ANODE 1
4. ANODE 1
5. CATHODE, COMMON
6. CATHODE, COMMON
7. CATHODE, COMMON
8. CATHODE, COMMON

## STYLE 19:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN
6. MIRROR 2
7. DRAIN 1
8. MIRROR 1

## STYLE 23:

PIN 1. LINE 1 IN
2. COMMON ANODE/GND
3. COMMON ANODE/GND
4. LINE 2 IN
5. LINE 2 OUT
6. COMMON ANODE/GND
7. COMMON ANODE/GND
8. LINE 1 OUT

STYLE 27:
PIN 1. ILIMIT
2. OVLO
3. UVLO
4. INPUT+
5. INPUT+
5. SOURCE
6. SOURCE
7. SOURCE
8. DRAIN

STYLE 4:
PIN 1. ANODE
2. ANODE
3. ANODE
4. ANODE
5. ANODE
6. ANODE
8. COMMON CATHODE

## STYLE 8:

PIN 1. COLLECTOR, DIE \#1
2. BASE, \#1
3. BASE, \#2
4. COLLECTOR, \#2
5. COLLECTOR, \#2
6. EMITTER, \#2
7. EMITTER, \#1
8. COLLECTOR, \#1

## STYLE 12

PIN 1. SOURCE
2. SOURCE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

## STYLE 16:

PIN 1. EMITTER, DIE \#1
2. BASE, DIE \#1
3. EMITTER, DIE \#2
3. EMITTER, DIE
4. BASE, DIE \#2
4. BASE, DIE \#2
6. COLLECTOR, DIE \#2
7. COLLECTOR, DIE \#1
8. COLLECTOR, DIE \#1

## STYLE 20:

PIN 1. SOURCE (N)
2. GATE (N)
3. SOURCE (P)
4. GATE (P)
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

STYLE 24
PIN 1. BASE
2. EMITTER
3. COLLECTOR/ANODE
4. COLLECTOR/ANODE
5. CATHODE
6. CATHODE
7. COLLECTOR/ANODE
8. COLLECTOR/ANODE

## STYLE 28:

PIN 1. SW_TO_GND
2. DASIC $\bar{O} F F$
3. DASIC_SW_DET
4. GND
5. V_MON
6. VBULK
7. VBULK
8. VIN

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| :---: | :---: | :---: |
| DESCRIPTION: | SOIC-8 NB | PAGE 2 OF 2 |

ON Semiconductor and (0N) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the disclaims any and
rights of others.

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. Typical parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Email Requests to: orderlit@onsemi.com
ON Semiconductor Website: www.onsemi.com

Europe, Middle East and Africa Technical Support:
Phone: 00421337902910
For additional information, please contact your local Sales Representative


[^0]:    ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

