

# dsPIC33EVXXXGM00X/10X Family Silicon Errata and Data Sheet Clarification

The dsPIC33EVXXXGM00X/10X family devices that you have received conform functionally to the current Device Data Sheet (DS70005144H), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of dsPIC33EVXXXGM00X/10X family silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2

Data Sheet clarifications and corrections start on Page 27, following the discussion of silicon issues.

apply to the current silicon revision (AE).

The silicon revision level can be identified using the current version of MPLAB<sup>®</sup> IDE and Microchip's programmers, debuggers and emulation tools, which are available at the Microchip corporate website (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

- Using the appropriate interface, connect the device to the hardware debugger.
- 2. Open an MPLAB IDE project.
- 3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
- 4. Based on the version of MPLAB IDE you are using, do one of the following:
  - a) For MPLAB IDE 8, select <u>Programmer ></u> Reconnect.
  - b) For MPLAB X IDE, select <u>Window > Dashboard</u> and click the **Refresh Debug Tool**Status icon ( ).
- Depending on the development tool used, the part number and Device Revision ID value appear in the **Output** window.

**Note:** If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various silicon revisions of the dsPIC33EVXXXGM00X/10X family are shown in Table 1.

TABLE 1: SILICON DEVREV VALUES

Don't Number	Device ID <sup>(1)</sup>		Re	vision ID	for Silico	n Revisio	n <sup>(2)</sup>	
Part Number	Device ID(1)	A4	A6	<b>A</b> 7	AC	AB	AD	AE
dsPIC33EV32GM002	0x5D01							
dsPIC33EV32GM102	0x5D09							
dsPIC33EV32GM003	0x5D02							
dsPIC33EV32GM103	0x5D0A			0.4407		0.4400	0.4400	
dsPIC33EV32GM004	0x5D00		_	0x4107	_	0x410B	0x410D	_
dsPIC33EV32GM104	0x5D08							
dsPIC33EV32GM006	0x5D03							
dsPIC33EV32GM106	0x5D0B							
dsPIC33EV64GM002	0x5D11							
dsPIC33EV64GM102	0x5D19							
dsPIC33EV64GM003	0x5D12							
dsPIC33EV64GM103	0x5D1A	04004	04000	04407		0440D	0440D	
dsPIC33EV64GM004	0x5D10	0x4004	0x4006	0x4107	_	0x410B	0x410D	
dsPIC33EV64GM104	0x5D18							
dsPIC33EV64GM006	0x5D13							
dsPIC33EV64GM106	0x5D1B							
dsPIC33EV128GM002	0x5D21							
dsPIC33EV128GM102	0x5D29							
dsPIC33EV128GM003	0x5D22							
dsPIC33EV128GM103	0x5D2A	7	0 4000	0 4407		0 4400	0 4400	
dsPIC33EV128GM004	0x5D20	0x4004	0x4006	0x4107	_	0x410B	0x410D	_
dsPIC33EV128GM104	0x5D28							
dsPIC33EV128GM006	0x5D23							
dsPIC33EV128GM106	0x5D2B							
dsPIC33EV256GM002	0x5D31							
dsPIC33EV256GM102	0x5D39	1						
dsPIC33EV256GM003	0x5D32	1						
dsPIC33EV256GM103	0x5D3A	0.4004	0.4000		0.4000			0.400
dsPIC33EV256GM004	0x5D30	0x4004	0x4006	)6   —	0x400C	_	_	0x400E
dsPIC33EV256GM104	0x5D38							
dsPIC33EV256GM006	0x5D33	7						
dsPIC33EV256GM106	0x5D3B	1						

**Note1:** The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format "DEVID DEVREV".

**<sup>2:</sup>** Refer to the "dsPIC33EVXXXGM00X/10X Families Flash Programming Specification" (DS70005137) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: SILICON ISSUE SUMMARY

Mandada	F4	Item	l 0		Aff	ecte	d Rev	/isio	าร <sup>(1)</sup>	
Module	Feature	Number	Issue Summary	<b>A4</b>	A6	A7	AC	AB	AD	AE
CPU	div.sd	1.	When using the signed 32-by-16-bit division instruction, div.sd, the Overflow bit is not getting set when an overflow occurs.	Х	Х	Х	Х	Х	Х	Х
CPU	DO Loop	2.	PSV access, including Table Reads or Writes in the last instruction of a DO loop, is not allowed.		Х	Х	Х	X	Х	Х
CPU	Program Memory	3.	The address error trap may occur while accessing certain program memory locations.	Х	Х	Х	Х	Х	Х	Х
UART	Break Character Transmission	4.	The Transmit Shift Register Empty (TRMT) bit is unreliable when there is back-to-back Break character transmission.	Х	Х	Х	Х	Х	Х	Х
SPI	Frame Sync Pulse	5.	When the SPIx module is configured as the SPI slave, the frame slave standard buffer with CKP = 0, the data are not transmitted in both 8-bit and 16-bit modes, but the data are being received correctly.	X	Х	Х	X	X	X	X
Input Capture	Synchronous Cascade mode	6.	Even numbered timer does not reset on a source clock rollover in a synchronous cascaded operation.	Х	Х	Х	Х	X	Х	Х
Output Compare	PWM mode	7.	In the scaled down timer source for the output compare module, the first PWM pulse may not appear on the OCx pin.	Х	Х	Х	Х	Х	Х	Х
Output Compare	Interrupt	8.	Under certain circumstances, an output compare match may cause the Output Compare x Interrupt Flag (OCxIF) bit to become set prior to the Change-of-State (COS) of the OCx pin.	Х	Х	Х	Х	Х	Х	Х
PWM	Immediate Update	9.	Dead time is not asserted when PDCx is updated to cause an immediate transition on the PWMxH and PWMxL outputs.	Х	Х	Х	Х	Х	Х	Х
PWM	Complementary mode	10.	With dead time greater than zero, 0% and 100% duty cycle cannot be obtained on the PWMxL and PWMxH outputs.	Х	Х	Х	Х	Х	Х	Х
PWM	Current Reset mode	11.	PWM Resets only occur in alternate cycles in Current Reset mode.	Х	Х	Х	Х	Х	Х	Х
PWM	PWM Override	12.	Glitch on PWMxH and PWMxL pins when the override is turned off.		Х	Х	Х	Х	Х	Х
PWM	Complementary mode	13.	If PWM override is turned off during dead time, then the PWM generator may not provide dead time on the corresponding PWMxH/PWMxL edge transition.		Х	Х	Х	X	Х	Х
PWM	Master Time Base mode	14.	When Immediate Update is disabled, certain changes to the PHASEx register may result in missing dead time.	Х	Х	Х	Х	Х	Х	Х

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

TABLE 2: SILICON ISSUE SUMMARY (CONTINUED)

Madela	Factions	Item			Aff	ecte	d Rev	/isio	าร <sup>(1)</sup>	
Module	Feature	Number	Issue Summary	<b>A4</b>	<b>A6</b>	Α7	AC	АВ	AD	AE
ADC	DONE bit	15.	The Analog-to-Digital Conversion (ADC) Status (DONE) bit does not work when an external interrupt is selected as the ADC trigger source.	Х	Х	Х	Х	Х	Х	Х
ADC	1.1 Msps Sampling	16.	Selecting the same ANx input (AN0 or AN3) for CH0 and CH1 to achieve a 1.1 Msps sampling rate results in erroneous readings for CH1.		Х	Х	Х	X	X	Х
CAN	DMA	17.	Write collisions on a DMA-enabled CAN module do not generate DMAC error traps.	Х	Х	Х	Х	Х	Х	Х
I <sup>2</sup> C	Overrun Interrupt	18.	Slave interrupt is not generated during an overrun condition.	Х	Х	Х	Х	Х	Х	Х
CAN	Receive Buffer	19.	Read-Modify-Write operation on a CxRXFULx register may not update correctly.	Х	Х	Х	Х	Х	Х	Х
ADC	AC/DC Electrical Characteristics	20.	The AC/DC electrical characteristic, integral nonlinearity error in the ADC module, is not within the specifications published in the data sheet.	Х	Х					
Core	DC Electrical Characteristics (IPD)	21.	The DC electrical characteristics for IPD are not within the specification published in the data sheet for the low-temperature range.	Х						
PWM	Redundant/ Push-Pull Output mode	22.	When Immediate Update is disabled, changing the duty cycle value from a non-zero value to zero will produce a glitch pulse equal to one PWM clock.	Х	Х	Х	Х	Х	Х	Х
Reset	Flash Standby during Sleep	23.	Functionality of the VREGSF bit (RCON[11]) = 0 is not functioning.	Х						
Flash	ECC Error Trap	24.	When the system clock is above 60 MHz (30 MIPS), an unexpected ECC error trap may be generated.	Х						
Comparator	Offset	25.	Comparator may not work under certain voltage and temperature conditions.	Х	Х		Х			Х
Reset	Voltage Regulator (Standby mode)	26.	Standby mode may not work at high temperatures.	Х	Х	Х	Х	X	Х	Х
SPI	Enhanced Buffer mode	27.	Received data of SPI are sampled one clock cycle late.	Х	Х	Х	Х	X	Х	Х
Input Capture	Cascade mode	28.	When ICx is used in Cascaded mode, even timer does not increment immediately when odd timer rolls over, but increments one cycle after the rollover.		Х	X	Х	X	X	Х
I <sup>2</sup> C	Slave mode	29.	Bus data corruption with multiple slaves on bus.	Х	Х	Х	Х	X	Х	Х
l <sup>2</sup> C	Slave mode	30.	In 10-Bit Addressing Slave mode, on receiving the upper address byte (A9 and A8 bits), the Acknowledge Time Status bit (ACKTIM) is not asserted during the Acknowledgment sequence.		Х	Х	Х	Х	Х	Х
CTMU	Edge mode	31.	In Time Generation mode (TGEN), the EDG1STAT bit does not get set.		Х	Х	Х	X	Х	Х

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

TABLE 2: SILICON ISSUE SUMMARY (CONTINUED)

Madul-	Facture	Item	Janua Summanu		Aff	ecte	d Rev	/isio	าร <sup>(1)</sup>	
Module	Feature	Number	Issue Summary	<b>A4</b>	A6	<b>A</b> 7	AC	АВ	AD	ΑE
PWM	Push-Pull mode	32.	Push-pull output logic to produce back-to-back pulses when writing to the Period register occurs on the PWMx cycle boundaries.	Х	Х	Х	Х	Х	Х	Х
PWM	Push-Pull mode	33.	Push-pull output logic to produce back-to-back pulses when writing to the Period register that coincides with the period rollover event.		X	X	X	X	X	X
PWM	Trigger mode	34.	Primary Trigger Compare Value register (TRIGx) will not trigger at the point defined by the TRIGx register values on the first instance.	Х	Х	Х	Х	Х	Х	Х
PWM	Center-Aligned Complementary mode	35.	Dead time between transitions of the PWMxH and PWMxL outputs may not be asserted when SWAP is disabled.	Х	Х	Х	Х	Х	Х	Х
Reset	INTCON4	36.	ECCDBE bit is always read as '0'.	Χ	Χ	Х	Х	Χ	Χ	Х
SPI	DMA Data Transfer	37.	The data transferred from DMA to the SPI buffer may get corrupted if the CPU accesses any Special Function Registers (SFRs).	Х	X	Х				
Power- Saving Mode	Doze mode	38.	Stack error trap may occur under certain circumstances, when the processor speed is switched between normal Run mode and Doze mode.	Х	X	Х	Х	X	X	X
Core	Variable Interrupt Latency	39.	Address error trap may occur under certain circumstances if Variable Interrupt Latency mode is enabled.	Х	Х	Х	Х	Х	Х	Х
Core	DO Loop	40.	DO loops may work incorrectly if nested interrupts are enabled and interrupts occur during the last two instructions of the DO loop.	Х	Х	Х	Х	Х	Х	Х
l <sup>2</sup> C	Address Hold	41.	When AHEN = 1 (Address Hold Enable), if ACKDT (Acknowledge Data) is set at the beginning of address reception, clock stretching will not happen after the 8th clock.	Х	Х	Х	Х	Х	Х	Х
I <sup>2</sup> C	Data Hold	42.	When DHEN = 1 (Data Hold Enable), if ACKDT (Acknowledge Data) is set at the beginning of data reception, then the slave interrupt will not occur after the 8th clock.		Х	Х	Х	Х	Х	Х
SPI	SPIx Enable	43.	When the SPIx module is enabled for the first time, there may be a spurious clock on the SCKx pin, which causes a mismatch between the clock and data lines.		Х	Х	Х	Х	Х	Х
SPI	Master mode	44.	Received data are shifted by one bit when $CKP = 1$ and $CKE = 0$ .	Х	Х	Х	Х	Х	Х	Х

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

TABLE 2: SILICON ISSUE SUMMARY (CONTINUED)

Madula	Fasting	Item			Aff	ecte	d Rev	/isio	าร <sup>(1)</sup>	
Module	Feature	Number	Issue Summary	<b>A</b> 4	A6	<b>A</b> 7	AC	АВ	AD	AE
Output Compare (OC)	Cascade mode	45.	In Edge-Aligned Cascade mode, if the OCxR and OCxRS values are less than 0x0000FFFF, then the OC output will remain high.		Х	Х	Х	Х	Х	Х
Output Compare (OC)	Edge-Aligned mode	46.	When the OCx is configured in Edge-Aligned mode and the OCx pin is initialized to high, the OCxR is set to non-zero and a non-peripheral clock is set as the OCx clock. Then, the OCx output misses the first pulse.		Х	Х	Х	Х	Х	Х
CPU	Data Flash Reads	47.	Given a specific set of preconditions, when two or more data Flash read instructions (via Program Space Visibility (PSV) read or Table Read) are executed back-to-back, one or more subsequent instructions will be misexecuted.	Х	Х	Х	Х	Х	Х	Х
I/O	POR	48.	During specific start-up conditions, a voltage spike may be observed on the I/O pins.		Х	Х	Х	Х		
Oscillator	Frequency Range	49.	At certain operational conditions, the PLL may not achieve the desired frequency value when operating at Fsys near the upper limit of 340 MHz.	Х	Х	Х	Х	Х	Х	х

**Note 1:** Only those issues indicated in the last column apply to the current silicon revision.

## Silicon Errata Issues

Note:

This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (**AE**).

## 1. Module: CPU

When using the signed 32-by-16-bit division instruction, div.sd, the Overflow bit does not always get set when an overflow occurs.

This erratum only affects operations in which at least one of the following conditions is true:

- a) Dividend and divisor differ in sign,
- b) Dividend > 0x3FFFFFFF or
- c) Dividend  $\leq 0xC0000000$ .

## Work around

The application software must perform both the following actions in order to handle possible undetected overflow conditions:

- a) The value of the dividend must always be constrained to be in the following range: 0xC0000000 ≤ Dividend ≤ 0x3FFFFFFF.
- b) If the dividend and divisor differ in sign (e.g., dividend is negative and divisor is positive), then after executing the div.sd instruction or the compiler built-in function, \_\_builtin\_divsd(), inspect the sign of the resultant quotient.

If the quotient is found to be a positive number, then treat it as an overflow condition.

## **Affected Silicon Revisions**

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Χ	Χ

## 2. Module: CPU

Table Write (TBLWTx), Table Read (TBLRDx) and PSV Flash read instructions should not be used in the first or last instruction locations of a DO loop.

## Work around

None.

## **Affected Silicon Revisions**

<b>A</b> 4	A6	A7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Χ	Χ

## 3. Module: CPU

An unexpected address error trap may occur during accesses to program memory addresses, 0x001 through 0x200. This has been observed when one or more interrupt requests are asserted while reading or writing program memory addresses using TBLRDx, TBLWTx or PSV-based instructions.

## Work around

Before executing the instructions that read or write the program memory addresses, 0x001 through 0x200, disable the interrupts using the DISI instruction.

## **Affected Silicon Revisions**

Ī	<b>A</b> 4	A6	<b>A</b> 7	AC	AB	AD	AE
Ī	Χ	Χ	Χ	Χ	Χ	Χ	X

## 4. Module: UART

The Transmit Shift Register Empty (TRMT) bit is unreliable when there is back-to-back Break character transmission.

For back-to-back Break characters, the TRMT bit may not reflect the actual status. If user software is polling for this bit to be set, it may result in dummy bytes getting transmitted instead of Break characters.

#### Work around

Poll the UARTx Transmit Break bit, UTXBRK (UxSTA[11]), to be cleared instead of the TRMT bit (UxSTA[8]) to be set. The UTXBRK status bit will be cleared after a Break character transmission.

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Х	Χ	Χ	Х	Χ	Χ	Χ


#### 5. Module: SPI

When the SPIx module is configured in SPIx Slave mode (MSTEN bit (SPIxCON1[5]) = 0), the frame slave (FRMEN bit (SPIxCON2[15]) = 1) and the SPIFSD bit (SPIxCON2[14] = 1), in Standard Buffer mode with the Clock Polarity Select bit, CKP = 0, the data are not transmitted in both 8-bit and 16-bit mode, but the data are being received correctly.

## Work around

Adding a capacitance on the signal, as shown in Figure 1, will help the data to be received properly.

## FIGURE 1:



## **Affected Silicon Revisions**

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Χ	Х

## 6. Module: Input Capture

The even numbered timer does not reset on a source clock rollover in Synchronous Cascaded mode operation.

In the cascaded configuration, ICy:ICx (ICy represents the even numbered modules and ICx represents the odd numbered modules), ICy and ICx form a single 32-bit module. In Synchronous Cascaded mode (IC32 = 1, ICTRIG = 0 and the SYNCSEL[4:0] bits are not equal to 0h), both timers, ICyTMR:ICxTMR, must reset on a Sync\_trig input from the 32-bit source timers, but only the odd timer (ICxTMR) is getting reset on a Sync Trigger input.

## Work around

None.

## **Affected Silicon Revisions**

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Χ	Х

## 7. Module: Output Compare

The first PWM pulse may not appear on the OCx pin if the timer source of the Output Compare x module is scaled down.

The first pulse on the OCx pin is missed in PWM mode when the timer source for the Output Compare x module is scaled down (1:8, 1:64 or 1:256) using the Timerx Input Clock Prescale Select bits, TCKPS[1:0] (TxCON[5:4]).

## Work around

Configure the prescaler for the source timer to 1:1 for output compare.

## **Affected Silicon Revisions**

<b>A</b> 4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Χ	Χ

## 8. Module: Output Compare

Under certain circumstances, an output compare match may cause the Output Compare x Interrupt Flag (OCxIF) bit to become set prior to the Change-of-State (COS) of the OCx pin. This has been observed when all of the following are true:

- The module is in One-Shot mode (OCM[2:0] = 001, 010 or 100);
- One of the timer modules is being used as the time base; and
- · A timer prescaler other than 1:1 is selected

If the module is re-initialized by clearing the OCM[2:0] bits after the One-Shot mode compare, the OCx pin may not be driven as expected.

#### Work around

After OCxIF is set, allow an interval (in CPU cycles) of at least twice the prescaler factor to elapse before clearing the OCM[2:0] bits. For example, for a prescaler value of 1:8, allow 16 CPU cycles to elapse after the interrupt.

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Х	Χ

## 9. Module: PWM

The PWM generator may not assert dead time on the edges of transitions. This has been observed when all of the following conditions are present:


- The PWM generator is configured to operate in Complementary mode with Independent Time Base (ITB) or master time base;
- · Immediate update is enabled; and
- The value in the PDCx register is updated in such a manner that the PWMxH and PWMxL outputs make an immediate transition.

The current duty cycle, PDCold, newly calculated duty cycle, PDCNEW, and the point at which a write to the Duty Cycle register occurs within the PWM

time base, will determine if the PWMxH and PWMxL outputs make an immediate transition. PWMxH and PWMxL outputs make an immediate transition if the Duty Cycle register is written with a new value, PDCNEW, at a point of time when the PWM time base is counting a value that is in between PDCNEW and PDCOLD. Additionally, writing to the Duty Cycle register, close to the instant of time where dead time is being applied, may result in a reduced dead time effective on the PWMxH and PWMxL transition edges.

In Figure 2, if the duty cycle write occurred in the shaded box, then PWMxH and PWMxL will make an immediate transition without dead time.

FIGURE 2: TIMING DIAGRAMS FOR CENTER-ALIGNED AND EDGE-ALIGNED MODES



## Work around

None.

However, in most applications, the duty cycle update timing can be controlled using the TRIGx trigger or Special Event Trigger, such that the above mentioned conditions are avoided altogether.

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Х	Χ	Х	Х	Х

#### 10. Module: PWM

This issue is applicable when a PWM generator is configured to operate in an Independent Time Base mode with either Center-Aligned Complementary mode or Edge-Aligned Complementary mode. When dead time is non-zero, the PWMxL is not asserted for 100% of the time when the Programmed Generator Duty Cycle x (PDCx) is zero. Similarly, when dead time is non-zero, the PWMxH is not asserted for 100% of the time when PDCx is equal to the Primary Phase-Shift register (PHASEx). This issue also applies to Master Time Base mode.

## Work around

In Center-Aligned mode:

- To obtain 0% duty cycle, zero out the ALTDTRx register and then write zero to the PDCx register.
- To obtain 100% duty cycle, zero out the ALTDTRx register, and then write (PHASEx + 2) to the PDCx register.

In Edge-Aligned mode:

- To obtain 0% duty cycle, zero out the registers, DTRx and ALTDTRx, and then write zero to the PDCx register.
- To obtain 100% duty cycle, zero out the registers, DTRx and ALTDTRx, and then write (PHASEx + 1) to the PDCx register.

Alternatively, in both Center-Aligned and Edge-Aligned PWM modes, 0% and 100% duty cycle can be obtained by enabling the PWM override (IOCONx = 0b11) with the Output Override Synchronization bit (OSYNC) set as '1':

- For 0% duty cycle, set the Override Data bits (OVRDAT[1:0]) for PWMxH and PWMxL as '0b01'
- For 100% duty cycle, set the Override Data bits (OVRDAT[1:0]) for PWMxH and PWMxL as '0b10'

## **Affected Silicon Revisions**

<b>A4</b>	A6	A7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Χ	Χ

#### 11. Module: PWM

The PWM Reset may only occur on alternate PWM cycles when both of the following conditions are met:

- The PWM generator is configured to operate in a Current Reset mode (PWMCONx[1] = 1).
- Independent Time Base mode is selected (PWMCONx[9] = 1).

## Work around

There are two proposed solutions; others may exist.

1. **Software Solution**: Generate an interrupt when the comparator state changes. The interrupt can either be a comparator or a PWM Fault interrupt and must be a high priority. During this interrupt's service routine, update the PHASEx register with a value less than the PDCx; then, immediately update the PHASEx with the PWM period required by the application. Example 1 shows a possible implementation.

## **EXAMPLE 1:**

Hardware Solution: When the current Reset signal is coming from an external comparator selected by FCLCONx[14:10], limit the pulse width of the external trigger to less than the maximum value specified in Table 3. The maximum pulse width is determined by the PWM resolution, as selected by the PCLKDIV[2:0] bits (PTCON2[2:0]).

TABLE 3: MAXIMUM PULSE WIDTH FOR CURRENT-LIMIT SIGNAL

PCLKDIV[2:0]	Maximum Pulse Width (ns)
000	20
001	40
010	80
011	160
100	320
101	640
110	1280

<b>A</b> 4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Χ	Χ

## 12. Module: PWM

In Complementary mode after the PWM module is enabled (PTEN = 1), if the PWM override is turned off, a one Tosc glitch will be present on the rising edge of either the PWMxH or PWMxL pins, whichever occurs first, as shown in Figure 3.

The glitch will be present on PWMxH/PWMxL every time the override state is changed from override enabled to override disabled. The width of this glitch is equal to one Tosc when PCLKDIV[2:0] (PTCON2[2:0]) = 000. Increasing the PWMx input clock prescaler setting will increase the width of the glitch accordingly.


Since the width of the glitch is just one Tosc at higher values of Fosc, the glitch may not be visible on the PWMxH/PWMxL pins due to pin and PCB trace capacitances.

## Work around

None.

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Х	Χ	Х	Χ	Х	Χ	Χ

FIGURE 3: ILLUSTRATION OF 1 Tosc GLITCH WHEN PWM OVERRIDE IS TURNED OFF




#### 13. Module: PWM

In Complementary Output mode, the expected dead time between transitions of the PWMxH and PWMxL outputs may not be asserted when the following occurs:

- Output override synchronization is configured to occur on the CPU clock boundary (IOCONx[0] = 0);
- Both PWMxH and PWMxL overrides are enabled prior to the event (OVRENH and OVRENL are both '1'), and
- Both overrides are disabled (OVRENH and OVRENL are both '0') at the instant the dead time should be asserted (Figure 4). This has been observed in both Center-Aligned and Edge-Aligned modes.

#### FIGURE 4:



## Work around

None.

## Affected Silicon Revisions

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Χ	Χ

#### 14. Module: PWM

In Edge-Aligned PWM mode with Master Time Base (PWMCONx[9] = 0) and Immediate Update disabled (PWMCONx[0] = 0), after enabling the PWM module (PTCON[15] = 1), changes to the PHASEx register, such that PHASEx is less than DTRx or PHASEx is greater than PDCx, will result in missing dead time at the PWMxH-PWMxL transition that will occur at the next master period boundary.

## Work around

None.

## **Affected Silicon Revisions**

<b>A4</b>	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Х	Χ	Х	Χ	Х	Х

#### 15. Module: ADC

The ADC Conversion Status (DONE) bit (AD1CON1[0]) does not indicate completion of a conversion when an external interrupt is selected as the ADC trigger source (SSRC[2:0] (AD1CON1[7:5]) =  $0 \times 1$ ).

## Work around

Use an ADC interrupt or poll the AD1IF bit in the IFS0 register to determine the completion of the conversion.

## **Affected Silicon Revisions**

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	X	Х	Х	X	Х	Х

## 16. Module: ADC

Selecting the same ANx input (AN0 or AN3) for CH0 and CH1 to achieve a 1.1 Msps sampling rate results in erroneous readings for CH1.

## Work around

Bring the analog signal into the device using both AN0 and AN3, connect externally, and then assign one input to CH0 and the other to CH1.

If selecting AN0 on CH1 (CH123Sx = 0), select AN3 on CH0 (CH0Sx = 3). Conversely, if selecting AN3 on CH1 (CH123Sx = 1), select AN0 on CH0 (CH0Sx = 0).

A4	A6	<b>A</b> 7	AC	AB	AD	AE
X	Х	Χ	Х	Χ	Χ	Χ

#### 17. Module: CAN

When DMA is used with the CAN module, and the CPU and DMA write to a CAN Special Function Register (SFR) at the same time, the DMAC error trap is not occurring. In addition, neither the PWCOL[3:0] bits of the DMAPWC SFR or the DMACERR bit of the INTCON1 SFR are being set. Since the PWCOLx bits are not set, subsequent DMA requests to that channel are not ignored.

## Work around

There is no work around; however, under normal circumstances, this situation must not arise. When DMA is used with the CAN module, the application should not be writing to the CAN SFRs.

## **Affected Silicon Revisions**

<b>A</b> 4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Χ	Χ

## 18. Module: I<sup>2</sup>C

When operating in Slave mode, the I<sup>2</sup>C module does not trigger an interrupt when an overrun condition occurs.

## Work around

Monitor the I2COV bit (I2CxSTAT[6]) using the software.

## **Affected Silicon Revisions**

A4	A6	A7	AC	AB	AD	AE
Χ	X	Χ	Х	Х	Χ	X

#### 19. Module: CAN

When the DMA controller is copying the received CAN message into an appropriate message buffer in the user-defined device RAM area, any Read-Modify-Write operation on a CxRXFULx (C1RXFUL1, C1RXFUL2, C2RXFUL1 and C2RXFUL2) register may not update the CxRXFULx register properly. The CPU can only clear a bit in the CxRXFULx register. A Read-Modify-Write operation successfully clears the intended bit, but it may incorrectly clear the bit set by the CAN module after a successful transfer of a message into RAM by the DMA.

## Work around

Avoid Read-Modify-Write operations on the C1RXFUL1, C1RXFUL2, C2RXFUL1 and C2RXFUL2 registers. See Example 2 to clear any bit in the C1RXFUL1, C1RXFUL2, C2RXFUL1 and C2RXFUL2 registers while developing code in C.

## **EXAMPLE 2: WORK AROUND CODE**

```
if (C1FIFObits.FNRB <= 15)
{
    C1RXFUL1 = ~(0x001 << C1FIFObits.FNRB);
} else
{
    C1RXFUL2 = ~(0x001 << (C1FIFObits.FNRB - 16));
}</pre>
```

The CPU can only clear a bit in the CxRXFULx registers, but the CPU cannot set any bit in any of the CxRXFULx registers. Therefore, in the work around (Example 2):

- If the FNRB[5:0] (C1FIFO[5:0]) bits value is less than or equal to 15, only one bit of the C1RXFUL1 register will be cleared depending on the FNRB[5:0] bits value.
- If the FNRB[5:0] bits value is greater than 15, only one bit of the C1RXFUL2 register will be cleared depending on the FNRB[5:0] bits value.

This same method should be adopted for the C2RXFUL1 and C2RXFUL2 registers.

<b>A</b> 4	A6	<b>A</b> 7	AC	AB	AD	AE
Х	X	X	X	X	Х	Х

## 20. Module: ADC

The AC/DC electrical characteristics, Integral Nonlinearity (INL), offset and gain error in the ADC module, differ for the first 200 codes in the 12-Bit ADC mode from the specifications in the published data sheet. Refer to Table 4 (below) for details.

## Work around

None.

Table 4 shows the offset/gain error for the first 200 codes in the 12-bit ADC.

## **Affected Silicon Revisions**

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ					

## TABLE 4: ADC ACCURACY (12-BIT MODE) - MEASUREMENTS WITH INTERNAL VREF+/VREF-

Param	Cumbal	Characteristic	Min	Min. Typ		Max.			Conditions
No.	Symbol		IVIIII.		+85°C	+125°C	+150°C	Units	Conditions
AD20a	Nr	Resolution		1	2 data bits			bits	
AD21a		Integral Nonlinearity	-2	_	+2	+2.5	+3.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 4.5V
AD21a		Integral Nonlinearity	-2	_	+2.5	+5.5	+7.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5.0V
AD21a	INL	Integral Nonlinearity	-2	_	+5.5	+9.5	+14	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5.5V

## 21. Module: Core

The DC electrical characteristics for the IPD (Sleep Current) are in the higher range for temperatures at -40°C, +25°C and +85°C. Refer to Table 5 (below) for details.

## Work around

None.

## **Affected Silicon Revisions**

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ						

## TABLE 5: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)


						,	
DC CHARA	ACTERISTICS	Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Param No.	Тур.	Max.	Units	Units Conditions			
Power-Dov	wn Current (IPD)						
DC60d	315	360	μA	-40°C			
DC60a	315	360	μA	+25°C	5.0V	Base Power-Down Current	
DC60b	450	640	μA	+85°C			

**Note:** All measurements were taken with the VREGSF bit (RCON[11]) set as '1'.

## 22. Module: PWM

In the Redundant Output mode (IOCONx[11:10] = 10) and Push-Pull Output mode (IOCONx[11:10] = 01) with Immediate Update disabled (PWMCONx[0] = 0), when the Duty Cycle register is updated from a non-zero value to zero, a glitch pulse of a width equal to one PWM clock will appear at the next PWM period boundary, as shown in Figure 5, for the Redundant Output mode. Here, the Duty Cycle register refers to the PDCx register if PWMCONx[8] = 0 or the MDC register if PWMCONx[8] = 1.

## FIGURE 5:



#### Work around

If the application requires a zero duty cycle output, there are two possible work around methods:

1. Use the PWM override feature to override the PWM output to a low state instead of writing to the Duty Cycle register. In order to switch back to a non-zero duty cycle output, turn off the PWM override. The override-on and override-off events must be timed close to the PWM period boundary if the IOCONx register has been configured with IOCON[0] = 0 (i.e., output overrides via the OVDDAT[1:0] bits occur on the next CPU clock boundary).

2. Enable the Immediate Update (PWMCONx[0] = 1) while configuring the PWM module, i.e., before enabling the PWM module (PTCON[15] = 1). With Immediate Update enabled, writes to the Duty Cycle register can have an immediate effect on the PWM output. Hence, duty cycle write operations must be timed close to the PWM period boundary in order to avoid distortions in the PWM output.

## **Affected Silicon Revisions**

	<b>A</b> 4	A6	Α7	AC	AB	AD	AE
ĺ	Х	Χ	Χ	Χ	Χ	Χ	Х

## 23. Module: Reset

When using the functionality of the Flash regulator voltage during Sleep mode, the VREGSF bit (RCON[11]) = 0 is not functioning, thereby burning high IPD currents.

## Work around

None.

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ						

## 24. Module: Flash

When the system clock is above 60 MHz (30 MIPS), an unexpected ECC error trap may be generated. There are three scenarios which display this behavior:

## Scenario 1: (see Example 3)

- a) If the PSV Pointer is set right before the PSV access; or
- b) If the Flash data are read using the TBLRDL or TBLRDH instructions and the Flash offset is set right before the access.

## Scenario 2: (see Example 5)

- a) If the REPEAT instruction is used to access PSV; or
- b) If the REPEAT instruction is used with TBLRDL or TBLRDH instructions to access the Flash memory.

## Scenario 3:

- a) If a DO loop instruction is used to access PSV; or
- b) If a DO loop instruction is used with TBLRDL or TBLRDH instructions to access the Flash memory.

#### Work around

**For Scenario 1:** A NOP instruction should be inserted after setting the PSV Pointer or the data offset to separate the address load and memory access (see Example 5).

A compiler work around, -merrata=ecc, is implemented for MPLAB XC16, v1.41 onwards.

For Scenario 2: None. Do not use the REPEAT instruction for PSV access, or with TBLRDL or TBLRDH instructions.

For Scenario 3: None. Do not use the DO loop instruction for PSV access, or with TBLRDL or TBLRDH instructions.

#### Affected Silicon Revisions

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ						

## **EXAMPLE 3:** SCENARIO 1 CASES FOR ECC TRAP ERRORS

## **EXAMPLE 4: WORK AROUNDS FOR SCENARIO 1**

```
// Work around for PSV access (Scenario 1a):
mov
        #psvoffset(MyPSVData), w4
                                          ; move PSV pointer to w4
nop
                                          : WORK AROUND
                                          ;read from PSV
mov
        [w4], w5
// Work around for Table Read instructions (Scenario 1b):
        #tbloffset(MyPSVData), w4
                                        ; move PSV pointer to w4
mov
                                          ; WORK AROUND
nop
tblrdl [w4], w5
                                         ; read from Flash
```

## **EXAMPLE 5: SCENARIO 2 CASES**

```
// ECC Error Trap with REPEAT instruction and PSV access (Scenario 2a):
        #psvoffset (MyPSVData), w4
                                      ; move source PSV address to w4
mov
        #0x1800, w6
mov
                                            :move destination address to w6
repeat #10
        [w4++], [w5++]
                                            ; move data from PSV to RAM, ECC trap is generated here
mov
// ECC Error Trap with REPEAT instruction and Table Read instructions (Scenario 2b):
        #tbloffset(MyFlashData), w4
mov
                                           ; move source data address to w4
        #0x1800, w6
                                             :move destination address to w6
mov
repeat #10
                                             ; move data from flash to RAM, ECC trap is generated here
tblrdl [w4++], [w5++]
```

## 25. Module: Comparator

Over the lifetime of the device, the comparators may, at some point, fail to function when both of the following conditions are true:

- The comparator input voltage is below 4.5V
- Ambient temperature is below +55°C

The comparators will still function when the ambient temperature exceeds +55°C.

## Work around

If comparators will be needed under these circumstances, design the application to use the on-chip op amps in Comparator mode instead. Alternatively, external comparators may be used.

## **Affected Silicon Revisions**

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ		Χ			Χ

## 26. Module: Reset

Note: This issue only applies to High-Temperature rated dsPIC33EVXXXGM00X/10X family devices (temperature designator of 'H' in the catalog part number.)

When operating at ambient temperatures above +130°C, Standby mode for the on-chip voltage regulator may not function properly. This makes the device susceptible to unexpected wake-ups from Sleep mode.

## Work around

If Sleep mode operation is required at high temperatures, keep the VREGS bit (RCON[8]) set.

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Х	Х	X	X	X	Х	Х


## 27. Module: SPI

Received data of the SPI are sampled one clock cycle late for the following conditions:

- When the SPI is configured as master (MSTEN = 1), frame sync pulse input (SPIFSD = 1), enhanced buffer (SPIBEN = 1), CKP = 1, SMP = 1, FRMPOL = 1, FRMDLY = 1.
- 2. When the SPI is configured as master (MSTEN = 1), frame sync pulse input (SPIFSD = 1), enhanced buffer (SPIBEN = 1), CKP = 1, SMP = 1, FRMPOL = 0, FRMDLY = 0.

For example, the correct data that should be received are 0x9191, 0x9292, 0x9393, 0x9494, 0x9595, 0x9696, 0x9797, 0x9898, but the actual data received are 0x2323, 0x2525, 0x2727, 0x2929, 0x2B2B, 0x2D2D, 0x2F2F, 0x3130 (Figure 6).

## FIGURE 6:



## Work around

None.

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Χ	X

## 28. Module: Input Capture

When the ICx is used in Cascaded mode, the even timer does not increment immediately when the odd timer rolls over but increments one cycle after the rollover.

In the cascaded configuration, ICy:ICx (ICy represents the even numbered modules and ICx represents the odd numbered modules) form a single 32-bit module. In such a configuration, when ICx counts for a 16-bit value (65535 cycles), and rolls over to '0' during the next clock cycle (65536th cycle), ICy should immediately increment by '1'; but the ICy timer remains at '0', and during the next clock cycle (65537th cycle), both the ICx and ICy timers increment by '1'.

## Work around

None.

## **Affected Silicon Revisions**

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Χ	Χ

## 29. Module: I<sup>2</sup>C

In applications with multiple I<sup>2</sup>C slaves, bus data can become corrupted when the data payload sent to an addressed slave device matches the bus address of another (unaddressed) slave device.

## Work around

Keep track of the bus address and data phases in software. When Address Hold Enable is used (the AHEN bit is set), the application can assert a NACK for any of the received bytes (invalid addresses and data bytes for other slave devices) until a Stop bit is received.

## Affected Silicon Revisions

<b>A4</b>	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Χ	Χ

## 30. Module: I<sup>2</sup>C

In I<sup>2</sup>C Slave 10-Bit Addressing mode, on receiving the upper address byte (A9 and A8 bits), the Acknowledge Time Status bit (ACKTIM) is not asserted during an Acknowledgment sequence. The issue is not seen during the reception of the lower address byte (A7 to A0) and data bytes.

The hardware asserts the ACKTIM bit on the falling edge of the eighth clock and deasserts on the rising edge of the ninth clock. In this case, ACKTIM is not asserted on the upper address byte reception. When AHEN = 1, the clock is stretched after the 8th falling edge and the ACKTIM bit is asserted until the clock is released. If AHEN = 0, the clock is not stretched and ACKTIM is asserted during the Acknowledgment sequence, which is of a very short duration. Therefore, the user application can see this issue of the ACKTIM bit not getting asserted when AHEN = 1.

## Work around

Instead of polling for ACKTIM to be asserted, poll for the RBF flag.

## **Affected Silicon Revisions**

<b>A</b> 4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Χ	Χ

## 31. Module: CTMU

When the CTMU is configured in Edge mode, with the Edge Delay Generation bit (TGEN (CTMUCON1[12]) = 1) enabled, the ED1STAT bit does not get set.

## Work around

None.

<b>A4</b>	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	X	X	Х	X	X	Χ

## 32. Module: PWM

When the PWM module is configured for Push-Pull mode (IOCONx[11:10] = 10) with the Enable Immediate Period Update bit (PTCON[10] = 0), a write to the Period register occurs on the PWMx cycle boundaries. This may cause the push-pull output logic to produce back-to-back pulses on the PWMx pins.

## Work around

**Workaround #1:** Ensure that the Enable Immediate Period Update bit (PTCON [10] = 1) is set

**Workaround #2:** Configure the PWM phase-shift value (PHASEx[15:0]) with a value more than ' $0 \times 0 007$ '. When multiple PWM generators are configured in Push-Pull mode, configure the PWM phase-shift value with a value more than ' $0 \times 0 007$ ' for respective PWM generators.

## **Affected Silicon Revisions**

<b>A4</b>	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Χ	Χ

#### 33. Module: PWM

When the PWM module is configured for Push-Pull mode (IOCONx[11:10] = 10) with the Enable Immediate Period Update bit enabled (PTCON [10] = 1), a write to the Period register that coincides with the period rollover event may cause the push-pull output logic to produce back-to-back pulses on the PWMx pins.

## Work around

Ensure that the update to the PWMx Period register occurs away from the PWM rollover event by setting the EIPU bit (PTCON[10] = 1). Use either the PWMx Special Event Trigger register (SEVTCMP) or the PWMx Primary Trigger Compare Value register (TRIGx) to generate a PWM Interrupt Service Routine (ISR) near the start of the PWM cycle. This ISR will ensure that period writes do not occur near the PWM period rollover event.

## **Affected Silicon Revisions**

<b>A4</b>	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Χ	Χ

#### 34. Module: PWM

The triggers generated by the PWMx Primary Trigger Compare Value register (TRIGx) will not trigger at the point defined by the TRIGx register values on the first instance for the configurations listed below. Subsequent trigger instances are not affected.

- Trigger compare values for TRIGx are less than 8 counts.
- Trigger Output Divider bits, TRGDIV[3:0] (TRGCONx[15:12]), are greater than '0'.
- Trigger Postscaler Start Enable Select bits (TRGSTRT[5:0]) are equal to '0'.

## Work around

Configure the PWMx Primary Trigger Compare Value register (TRIGx) values to be equal to, or greater than, eight.

## **Affected Silicon Revisions**

	<b>A</b> 4	A6	<b>A</b> 7	AC	AB	AD	AE
Ī	Х	Χ	Χ	Χ	Χ	Х	Х

#### 35. Module: PWM

In Center-Aligned Complementary mode with Independent Time Base, the expected dead time between transitions of the PWMxH and PWMxL outputs may not be asserted when SWAP is disabled under the following conditions:

- PWMx module is enabled (PTEN = 1)
- · SWAP is enabled prior to this event

## Work around

None.

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Х	Х	X	X	X	Х	X

#### 36. Module: Reset

When an ECC double-bit error occurs, the code is switched to the trap routine; the ECCDBE bit (INTCON4[1]) is writable, but always read as '0'.

## Work around

Clear the ECCDBE bit (INTCON4[1]) in the trap routine for it to come out of the trap.

## **Affected Silicon Revisions**

<b>A</b> 4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	X	X	X	X	Χ	Χ

## 37. Module: SPI

The data transferred from DMA to the SPI buffer may get corrupted if the CPU accesses any Special Function Registers (SFRs) during the data transfer.

#### Work around

None.

## Affected Silicon Revisions.

<b>A</b> 4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Χ				

## 38. Module: Power-Saving Mode

Stack error trap may be generated, when all of the following conditions are met:

- Device operates in Doze mode with Processor Clock Reduction Select bits (Doze Ratio) in CLKDIV set as '0b011' or '0b1xx'.
- · Multiple interrupts are enabled.
- In user function, the processor speed is switched between normal Run mode and Doze mode.

## Work around

Use the Doze mode with CLKDIV = 0b010, 0b001 or 0b000.

## Affected Silicon Revisions.

<b>A</b> 4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	X	Х	Х	Х	Х	Х

#### 39. Module: Core

An address error trap or incorrect application behavior may occur if the variable exception processing latency is enabled by setting the VAR bit (CORCON[15]) = 1).

## Work around

Enable the Fixed Interrupt Latency mode by clearing the VAR bit (VAR (CORCON[15]) = 0).

## Affected Silicon Revisions.

<b>A4</b>	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	X	Х	X	Х	Х

## 40. Module: Core

When interrupt nesting is enabled by clearing the NSTDIS bit (INTCON1[15] = 0), an interrupt that occurs during the last two instructions of the DO loop can end it prematurely. The DCOUNT is incorrectly decremented twice when:

- An interrupt occurs during the last two instructions of a DO loop, and
- The second higher priority interrupt occurs exactly four instruction cycles later.

## Work around

Disable interrupt nesting by setting the NSTDIS bit (INTCON1[15] = 1). Alternatively, for interrupts of priority levels up to 6, use the DISI instruction to disable the nested interrupts while executing the last two instructions of the DO loop.

## Affected Silicon Revisions.

<b>A</b> 4	<b>A6</b>	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Х	Χ	Х	Х	Х

## 41. Module: I<sup>2</sup>C

When AHEN = 1 (Address Hold Enable), if ACKDT (Acknowledge Data) is set at the beginning of address reception, clock stretching will not happen after the 8th clock.

#### Work around

In Slave mode, the user software should clear ACKDT (Acknowledge Data) on receiving the Start bit.

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Х	Χ	Χ	Χ	Χ	Χ	Χ

## 42. Module: I<sup>2</sup>C

When DHEN = 1 (Data Hold Enable), if ACKDT (Acknowledge Data) is set at the beginning of data reception, then the slave interrupt will not occur after the 8th clock.

## Work around

In Slave mode, the user software should clear ACKDT (Acknowledge Data) on receiving the Start bit.

## Affected Silicon Revisions.

<b>A4</b>	A6	A7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Χ	Χ

## 43. Module: SPI

When the SPIx module is enabled for the first time, there may be a spurious clock on the SCKx pin. This may result in one bit of data getting shifted out on the data line, resulting in a mismatch between the clock and data lines. This issue may also occur when the SPIx module is disabled during data transmission and subsequently enabled.

## Work around

- Disable the SPIx module after two SPIx cycles and then re-enable SPIx; this will synchronize the clock and data.
- If the SPIx module is configured on the PPS pins, first enable the SPIx without configuring the PPS, then allow the two SPIx clocks to pass. At that time, configure the PPS to connect to the SPIx module. This will prevent the spurious SPIx clock going out on the pin. If the SPIx module is turned off periodically, ensure that the PPS is turned off as well.

## Affected Silicon Revisions.

<b>A</b> 4	A6	A7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Χ	Χ

#### 44. Module: SPI

In Master mode, the SPI device reads the data on the SDIx line incorrectly. Data are shifted by one bit; for example, if 0x37 is transmitted, it is read as 0x1B.

This issue occurs for the following configurations:

- SMP = x
- CKE = 0
- CKP = 1
- Master MIPS ≤ Slave MIPS

This issue is seen over a range of SPI clock frequencies (1 MHz to 16 MHz).

## Work around

When CKE = 0 and CKP = 1, execute the following sequence to initiate an SPI communication:

- a) Set the Slave Select line to the Idle state
- b) Set the SCKx pin high
- c) Enable Master mode
- d) Enable the module
- e) Assert the Slave Select line

Note: If the SPI slave device does not use the SSx line, then the SPI slave should be enabled only after the master clock line is set to high.

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Х	Х	Χ	Χ	Χ	Χ	Χ

## 45. Module: Output Compare (OC)

In the cascaded configuration, OCy:OCx (where OCy represents the even numbered Output Compare modules and OCx represents the odd numbered modules) form a single 32-bit module. If the cascaded OCy:OCx modules are configured in Edge-Aligned mode, and the values of the cascaded OCyR:OCxR and OCyRS:OCxRS are less than 0x0000FFFF, then the cascaded OC output will remain high, even when the OCyTMR:OCxTMR matches the OCyR:OCxR values.

## Work around

None.

## **Affected Silicon Revisions.**

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Χ	Χ

## 46. Module: Output Compare (OC)

Whenever an OCx is configured in Edge-Aligned mode:

- The OCxR value is set to non-zero
- A non-peripheral clock is set as the OCx clock (OCTSEL[2:0] bits are not equal to '0b111')
- The OCx pin is initialized to high

The OCx output is immediately pulled low and continues to remain low during the entire cycle. Normal operations will resume from the second cycle.

## Work around

None.

A4	A6	A7	AC	AB	AD	AE
Х	Х	Х	Х	Х	Х	Х

## 47. Module: CPU

Note: This issue is deterministic based on the instruction sequence executed, and is not sensitive to manufacturing process, temperature, voltage or other application operating conditions that do not affect the instruction sequence.


When two or more data Flash read instructions (via Program Space Visibility (PSV) read or table read) are executed back-to-back, one or more subsequent instructions can be misexecuted when all of the conditions in Table 6 occur.

#### TABLE 6: REQUIRED CONDITIONS

- 1. A PSV MOV. D instruction is executed with opcode at address ending in 0x0, 0x4, 0x8 or 0xC; and
- 2. Some "connecting code" is executed (following the MOV.D of condition 1), with the properties:
  - a) The connecting code does not include any program flow changes, including: taken branch instructions (including all versions of BRA, CPBEQ, CPBGT, CPBLT, CPBNE), CALL, CALL, GOTO, GOTO, L, RCALL, RETLW, RETURN, vectoring to an ISR, returning from an interrupt (RETFIE) and certain debug operations, such as Break and one-step; and
  - b) The connecting code does not include a  $\mathtt{TBLRDx}$  or non-MOV. D PSV instruction, located at a Flash memory address ending in 0x0, 0x4, 0x8 or 0xC; and
  - c) The connecting code is at least two instruction words in length; and
  - d) The connecting code does not end with a REPEAT instruction, with count > 0; and
- 3. ≥ 2 back-to-back PSV or TBLRDx instructions are executed (following the code of condition 2), where the first of the back-to-back instructions is located at an address ending in 0x2, 0x6, 0xA or 0xE.

Figure 7 provides an example of the effective behavior.

## FIGURE 7: SIMPLIFIED BEHAVIOR



## Work around

The issue can be avoided by ensuring any one or more of the requirements are not met. For example:

- All instances of PSV MOV.D can be replaced with two PSV MOV instructions instead. Non-PSV MOV.D instructions acting on RAM/SFRs do not need to be modified; or
- If not already present, a program flow change instruction (such as BRA \$+2) can be inserted above back-to-back data Flash read sequences; or
- Back-to-back data Flash read instruction sequences can be broken up by inserting a non-Flash read instruction (such as a NOP), in between the Flash read instructions; or
- The alignment of the code can be shifted to avoid the required opcode location addresses.

C code built with MPLAB® XC16 Compiler Version 1.32, or later, implements the work around by default. However, if the application uses Assembly language routines, these should be manually modified to implement the work around. Additionally, if precompiled libraries are used, these should be built with XC16 Version 1.32 or later. For additional information, please visit: www.microchip.com/erratum psrd psrd

## Affected Silicon Revisions.

<b>A4</b>	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Х	Χ

#### 48. Module: I/O

During device power-up, the I/O pins may drive a pulse up to 1.6V for a duration of up to 300  $\mu$ Sec at temperatures of 0°C or below.

## Work around

Ensure the circuitry that is connected to the pins can endure this active duration.

Example applications affected may include complementary power switches, where a transient current shoot-through might occur. High-voltage applications with complementary switches should power the high voltage 500  $\mu Sec$  later than powering the dsPIC device to avoid the issue. The behavior is specific to each part and not affected by aging.

## Affected Silicon Revisions.

A4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ		

## 49. Module: Oscillator

At certain operational conditions, the PLL may not achieve the desired frequency value when operating at Fsys near the upper limit of 340 MHz.

## Work around

Limit VCO output frequency FSYS to a maximum listed in Table 7. The prescaler (PLLPRE[4:0]) can be adjusted in addition to the PLLDIV[8:0] bits to achieve the same Output Frequency (FOSC) with a lower FSYS value.

## TABLE 7:

Temperature	Max. PLL Frequency
0 to -40°C	250 MHz
0 to +150°C	280 MHz

<b>A</b> 4	A6	<b>A</b> 7	AC	AB	AD	AE
Χ	Χ	Χ	Χ	Χ	Χ	Χ

## **Data Sheet Clarifications**

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS70005144**H**):

**Note:** Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

# 1. Module: DMTCON (Deadman Timer Control Register)

In the DMTCON register (Register 14-1), the legend on bit 15, ON, is mentioned as R/W-0 and should be updated with "SO = Settable Only bit".

# APPENDIX A: DOCUMENT REVISION HISTORY

## Rev A Document (6/2014)

Initial version of this document; issued for silicon revision A4.

Includes silicon issues 1 (CPU), 2, (CPU) 3 (CPU), 4 (UART), 5 (SPI), 6 (Input Capture), 7 (Output Compare), 8 (Output Compare), 9 (PWM), 10 (PWM), 11 (PWM), 12 (PWM), 13 (PWM), 14 (PWM), 15 (ADC), 16 (ADC), 17 (CAN), 18 (I<sup>2</sup>C), 19 (CAN), 20 (ADC), 21 (IPD), 22 (PWM) and 23 (Reset).

## Rev B Document (8/2014)

This revision includes silicon issue 24 (Flash). Updated issues 9 (PWM),11 (PWM) and 23 (Reset). Updated Table 2.

#### Rev C Document (11/2014)

Adds silicon revision A6; includes all current silicon issues through the previous document revision, except for issues 21 (Core), 23 (Reset) and 24 (Flash).

Adds new silicon issues 25 (Comparator) to silicon revisions A4 and A6.

Adds new silicon issue 26 (Reset) to silicon revision A6 only.

Changes the title of issue 21 to "Core" from "IPD", to be consistent with current nomenclature practice; the issue itself is unchanged.

Updates the Work Around for issue 7 (Output Compare).

Amends issue 21 (Core) to add Parameter DC60b (IPD, +85°C).

Changes the layout of issue 24 (Flash) to consolidate the text and code examples on a single page, and to enhance readability. The issue itself is unchanged.

## Rev D Document (4/2015)

Adds silicon revision A7.

Adds new silicon issues 27 (SPI), 28 (Input Capture), 29-30 (I<sup>2</sup>C), 31 (CTMU), 32-35 (PWM) and 36 (Reset).

Updates Table 1 and Table 2, and silicon issue 10 (PWM) and 13 (PWM).

## Rev E Document (5/2015)

Updates the notes on Page 1 and Page 7, where the current silicon revision is shown as A6; it should be A7.

## Revision F Document (8/2015)

Updates silicon issues 27 (SPI) and 36 (Reset).

Adds data sheet clarifications 1 (Qualification and Class B Support), 2-3 (Special Features), 4 (Memory Organization) and 5 (Electrical Characteristics).

## Revision G Document (10/2015)

Adds new silicon issues 37 (SPI) and 38 (Power-Saving Mode).

## Revision H Document (4/2016)

Modified silicon issue 7 (Output Compare).

Adds new silicon issues 39 (Core), 40 (Core), 41 ( $I^2$ C), 42 ( $I^2$ C) and 43 (SPI).

Adds new Data Sheet Clarifications 6 (Table 1: dsPIC33EVXXXGM00X/10X Family Devices), 7 (SCK1 Minimum Clock Period), 8 (Register 25-2: CMxCON: Comparator x Control Register) and 9 (Referenced Sources).

## Revision J Document (9/2016)

Adds silicon revision AC.

Removes all Data Sheet Clarifications as they were addressed in the new revision of the data sheet.

## Revision K Document (1/2017)

Adds silicon revision AB.

Adds silicon issues 44 (SPI), 45 (Output Compare (OC)) and 46 (Output Compare (OC)).

Adds Data Sheet Clarifications 1 (Special Features), 2 (Instruction Set Summary), 3 (10-Bit/12-Bit Analog-to-Digital Converter (ADC)), 4 (Memory Organization) and 5 (Electrical Characteristics).

## Revision L Document (8/2017)

Updates silicon issues 1 (CPU) and 2 (CPU).

Adds silicon issue 47 (CPU).

## Revision M Document (3/2018)

Updates to Table 1 for 36 pin UQFN devices.

Removes all Data Sheet Clarifications as they are addressed in the new revision of the data sheet.

## Revision N Document (7/2018)

Adds data sheet clarifications 1 (Electrical Characteristics).

## Revision P Document (10/2018)

Adds silicon issue 48 (I/O).

## Revision Q Document (2/2019)

Updates the document for silicon revision AD.

Adds data sheet clarification 2 (Electrical Characteristics).

## Revision R Document (4/2019)

Adds silicon revision AE.

Removes all Data Sheet Clarifications as they were addressed in the new revision of the data sheet.

## Revision S Document (11/2021)

Updates silicon issue 24 (Flash).

Adds silicon issue 49 (Oscillator).

Adds data sheet clarification 1 (DMTCON (Deadman Timer Control Register).

## Revision T Document (11/2021)

Updates silicon issue 49 (Oscillator).

Revision U Document (1/2022	Revision	U Document	(1/2022)
-----------------------------	----------	------------	----------

Updates silicon issue 49 (Oscillator).

NOTES:			

## Note the following details of the code protection feature on Microchip products:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to
  continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <a href="https://www.microchip.com/en-us/support/design-help/client-support-services">https://www.microchip.com/en-us/support/design-help/client-support-services</a>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2014-2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-5224-9575-8



## **Worldwide Sales and Service**

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

**Atlanta** Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX

Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

## ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

**China - Guangzhou** Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

**China - Nanjing** Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

China - Shenyang

Tel: 86-24-2334-2829

**China - Shenzhen** Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian

Tel: 86-29-8833-7252 **China - Xiamen** Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka

Tel: 81-6-6152-7160

**Japan - Tokyo** Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

**Austria - Wels** Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

**Germany - Heilbronn** Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

**Poland - Warsaw** Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820