# SC1894 <br> Serial Peripheral Interface Programming Guide 

UG6343; Rev 3.1; 2/17

[^0]
## TABLE OF CONTENTS

1. Introduction ..... 6
1.1. Scope ..... 6
1.2. Acronyms ..... 6
1.3. Revision History ..... 7
1.4. References ..... 7
2. Hardware Interface ..... 8
2.1. SPI Bus Hardware ..... 8
2.2. LOADENB (Pin 60) For Firmware Upgrade ..... 12
2.3. RESETN (Pin 49) to Reset SC1894 ..... 12
3. SPI Host Message Communication ..... 13
3.1. Host Procedure for 4-Byte Message Communication. ..... 13
3.1.1. MRB Read Transaction .....  .13
3.1.2. MRB Write Transaction ..... 13
3.1.3. RSR Read Command .....  .14
3.1.4 CHK Read Command ..... 14
3.1.5. CHK Write Command ..... 14
3.1.6. Read/Write Message Protocol ..... 15
3.2. SPI Message Read/Write Command Format. ..... 17
3.2.1. Host Message to Read 1-byte from the Scratch Memory ..... 17
3.2.2. Host Message to Read 2-bytes From the Scratch Memory ..... 17
3.2.3. Host Message to Write 1 -byte to the Scratch Memory .....  .17
3.2.4. Host Message to Write 2-bytes to the Scratch Memory ..... 17
3.2.5. Supported SPI Message Communication Commands ..... 18
3.3. Special Commands ..... 20
3.4. Special SPI Commands for Smooth Mode Calibration ..... 21
3.5. Average of the Magnitudes of the Coefficients ..... 22
3.6. Examples of SPI Message Communication Commands ..... 23
3.6.1. To Read the FW Build LSB From Scratch. ..... 23
3.6.2. To Enable/Disable RFOUT ..... 24
3.6.3. To Clear Warnings ..... 25
3.6.4. Write MaxPWRCalParameters A ..... 26
3.6.5. To Clear MaxPWRCalParameters B ..... 27
3.6.6. To Read Cost Function Value ..... 28
3.6.7. To Transfer ATE Calibration parameters from OTP to EEPROM ..... 28
3.6.8. To Read Temperature IC ..... 29
3.6.9. To Read RFIN and RFFB PMU Values ..... 30
4. Reprogramming the EEPROM ..... 31
4.1. EEPROM Mapping and Customer Configuration Parameters ..... 31
4.1.1. Frequency Range Configuration. ..... 35
4.1.2. External Clock Configuration ..... 35
4.1.3. Wideband Optimization Customer Configuration Parameters ..... 37
4.1.4. Meeting Spectral Emission Limits Very Close to Carrier ..... 39
4.1.5. Aggressiveness of Re-adaptation on Power Steps ..... 41
4.1.6. Power Change Detection Trigger Parameters ..... 42
4.1.7. Lower Freeze Threshold ..... 42
4.1.8. GaN PA Mode Optimization ..... 43
4.1.9. Transfer ATE Calibration parameters from OTP to EEPROM ..... 45
4.1.10. Smooth Mode Temperature and Gain Compensation Discussion ..... 46
4.1.1. PDET Temperature Compensation Disabled ..... 47
4.1.12. Automatic PDET Temperature Compensation ..... 47
4.1.13. Automatic PDET Temperature Compensation with PA Gain Compensation ..... 47
4.2. EEPROM Write Instruction ..... 48
4.3. EEPROM Read Instruction. ..... 51
4.4. EEPROM Endurance ..... 51
5. Reading the Cost Function Variable ..... 52
6. Power Measurement Unit (PMU) ..... 53
6.1. PMU Calibration Flow ..... 53
6.1.1. PMU Scratch Parameters. ..... 54
6.2. Conversion of Read PMU values to dBm values. ..... 55
6.3. TDD Considerations-Operation with < 100\% Duty Cycle ..... 55
6.3.1. For Systems with a Fixed $\mathrm{Rx} / \mathrm{Tx}_{x}$ Duty Cycle. ..... 55
6.3.2. For Systems with a Variable Rx/Tx Duty Cycle ..... 55
6.4. PMU EEPROM Parameters ..... 56
7. Debug Features ..... 57
7.1. CCDF Parameters ..... 57
7.2. Internal Temperature Sensor ..... 58
7.3. Spectrum Reporting (SEM and PSD) ..... 58
7.3.1. Spectrum Emission Mask (SEM) Parameters ..... 58
7.3.2. Power Spectrum Density (PSD) Parameters ..... 59
8. Factory Calibration ..... 60
8.1. Smooth Mode Calibration ..... 60
8.1.1. Single Point of Calibration at Frequency A ..... 61
8.1.2. Second Point of Calibration at Frequency B ..... 61
9. Example Code ..... 62
9.1. Set Frequency Range Example Code ..... 62
9.2. Get SPI Message Parameters Example Code ..... 64
9.3. SC1894 Clear Max PWR Cal Parameters Example Code (Optimized) ..... 66
9.4. SC1894 Set Max PWR Cal Parameters (Smooth Mode Calibration) ..... 66
9.5. Read Cost Example Code ..... 68
9.6. Read PMU CCDF Example Code ..... 70
9.7. Set CCDF Mode Example Code ..... 73
9.8. Get RFIN and RFFB PSD Example Code ..... 74
9.9. Read EEPROM Customer Configuration Parameters ..... 76
9.10. Convert 16-bit Signed Values from EEPROM Example Code ..... 79
9.11. Convert 8-bit Signed Values from EEPROM Example Code ..... 79
9.12. Convert 16-bit Signed Values from Scratch Example Code ..... 79
List of Figures
Figure 1: Host SPI Connection for Multiple SC1894 Applications ..... 8
Figure 2: Interface Connector for Development. ..... 8
Figure 3: Single-Byte Read ..... 10
Figure 4: Single-Byte Write ..... 10
Figure 5: Four-Byte Write ..... 10
Figure 6: Four-Byte Read. ..... 11
Figure 7: SPI Special Command 06 ..... 11
Figure 8: Host Flow Diagram ..... 16
Figure 9: Example of SEM Setting for Wideband Mode for Two Separated LTE 10MHz Carriers ..... 38
Figure 10: Guard Band ..... 39
Figure 11: NOOB and FOOB Definitions ..... 40
Figure 12: Aggressiveness on Power Steps ..... 41
Figure 13: SC1894 Correction Path Block Diagram ..... 43
Figure 14: PMU Calibration Flow ..... 53
Figure 15: Smooth adaptation Calibration Procedure at Center Frequency A ..... 60

## List of Tables

Table 1: Scratch Parameters Available Through SPI Messages ..... 18
Table 2: Special SPI Commands ..... 20
Table 3: SPI Messages Communication Commands for Smooth Mode Calibration. ..... 22
Table 4: Scratch Parameters for Smooth Calibration Command Status ..... 22
Table 5: EEPROM Mapping ..... 31
Table 6: EEPROM Addresses for Customer Configuration Parameters ..... 32
Table 7: SC1894 Frequency Ranges ..... 35
Table 8: External Clock Configuration EEPROM Parameters ..... 36
Table 9: External Clock Configuration values ..... 36
Table 10: Wideband Performance EEPROM Parameters ..... 37
Table 11: SEM Parameters or Wideband Mode or Two Separated LTE 10 MHz Carriers. ..... 38
Table 12: EEPROM Parameters or Aggressiveness of Re-adaptation n Power Steps ..... 42
Table 13: Power Change Detection Trigger Parameters ..... 42
Table 14: GaN PA Mode EEPROM Parameter ..... 44
Table 15: ATE Calibration Offset Zone Written EEPROM Parameter. ..... 45
Table 16: EEPROM Addresses for ATE Calibration Parameters. ..... 45
Table 17: OTP to EEPROM Transfer Special SPI Command ..... 45
Table 18: PDET Compensation Flags ..... 46
Table 19: SC1894 EEPROM Endurance ..... 51
Table 20: Power Measurement Unit Scratch Parameters ..... 54
Table 21: PMU EEPROM Parameter ..... 56
Table 22: CCDF EEPROM Parameters ..... 57
Table 23: CCDF Scratch Parameters ..... 57
Table 24: Internal Temperature Sensor Scratch Parameters ..... 58
Table 25: SEM EEPROM Parameters ..... 58
Table 26: SEM Scratch Parameters ..... 58
Table 27: PSD Scratch Parameters ..... 59

## 1 Introduction

## 11. Scope

This document provides the information necessary to develop the host software to communicate with the SC 1894 through the Serial Peripheral Interface (SPI).
1.2. Acronyms

| Acronyms |  |
| :---: | :--- |
| AGC | Automatic Gain Control |
| CCDF | Complementary Cumulative Distribution Function |
| EEPROM | Electrically Erasable, Programmable, Read-Only M emory |
| OTP | One Time Programmable memory |
| EVB | Evaluation Board |
| EVK | Evaluation Board Kit |
| PAR | Peak-to-A verage Ratio |
| PVT | Process, Voltage and Temperature. |
| RF | Radio Frequency |
| RFFB | RF Feedback |
| RFIN | RF Input |
| RFOUT | RF Output |
| RFPAL | RF PA Linearization |
| SPI | Serial Peripheral Interface |
| SSN | SPI Slave Select Enable |

## 13. Revision History

| Revision | Description |
| :---: | :--- |
| 0.8 | Preliminary version based on firmware 4.0.02.11 |
| 10 | Based on firmware 4.0.05.00, Updated EEPROM mapping and added SPI commands for 1or 2 point of smooth adaptation <br> calibration |
| 2.0 | Based on firmware 4.1 Add all new features for SC1894-00, SC1894-13 and SC1894-23. |
| 2.1 | Added Power Spectrum Density, W ideband and High PAR optimization parameters and updated example codes. Fixed minor <br> formatting and typos. |
| 2.2 | Fixed RFIN_PeakPower_10ns and RFFB_PeakPower_10ns scratch addresses. Updated Smooth Calibration procedure to fix some <br> issues and added example code. Updated Read/ W rite message protocol to add 5ms delay between RSR read commands. |
| 2.3 | Added new RFFB AGC index, fixed a few typos in addresses and variable size. Clarify calibration procedure. Added new <br> parameters for GaN PA performance optimization, aggressiveness of re-adaptation on power steps and ATE Calibration offsets <br> transfer from OTP to EEPROM. |
| 2.4 | Fixed instructions to read cost function variable and Internal IC Temperature. Added Examples of SPI M essage Communication <br> Commands and M atlab example code to Read and plot RFIN and RFFB PSD. |
| 2.5 | Updated Read/ W rite message protocol. Added Examples of SPI M essage Communication Commands to read RFIN and RFFB <br> PMU values. Updated EEPROM mapping to reflect bigger FW section. Added Smooth M ode Temperature and Gain <br> Compensation Discussion. |
| 2.6 | Added extra information on GaN M ode. |
| 2.7 | Added back Get Output Status which was accidently removed in previous version. |
| 3.0 | Added explanation of Lower Freeze Threshold parameter. Added description of Linearizer mode 2 and section on optimizing <br> correction for meeting SEM specs close to carrier. Added description of power change detection trigger parameters. Removed <br> features no longer supported. General edits to remove requirement for NDA to access SC1894 collateral |
| 3.1 | Fixed Table 18 and formatting issues. |

## 14. References

| Document |
| :--- |
| SC1894 FW 4.103.08 Quick Start Guide |
| GUI Installation Guide |
| SC1894 Hardware Design Guide |
| SC1894 FW 4.103.08 Release Notes |
| SC1894 Data Sheet |
| SC1894 and PA System Design Power Budget Calculator |
| M icrochip 25A512 Data Sheet |

## 2. Hardware Interface

### 2.1 SPI Bus Hardware

The SPI bus comprises four signals: SCLK, SSN, SDI and SDO. The SC1894 can only be used as a slave and the SPI clock can operate from 50 KHz to 4 MHz . The SPI bus can be shared with multiple slave devices (including several SC1894's). In this case, each slave must have a distinct Slave Select signal (SSN) from the host controller (see Figure 1). Refer to the "SC1894 Hardware Design Guide" for additional information.


Figure 1: Host SPI Connection for M ultiple SC1894 Applications
IM PORTANT: It is highly recommended to use a 14-pin connector for debug with the GUI (see Figure 2) GUI only supports one SSN, so it is recommended to add a $0 \Omega$ resistor as shown in Figure 1 to be able to debug with the GUI.

| WDTEN 1 | 2 | N/C |
| :---: | :---: | :---: |
| LOADENB 3 | 4 | Stato |
| DGPIO 5 | 6 | RESETN |
| DGPIOI 7 | 8 | SSN |
| GND $\quad 9$ | 10 | SDI |
| GND 11 | 12 | SDO |
| GND 13 | 14 | SCLK |

Figure 2: Interface Connector for Development

The SPI bus operates in M ode 0 (CPOL $=0$ and CPHA $=0$ ), which means that the data is sampled on the rising edge, and is generated on the falling edge, of SCLK. The signals use 3.3V digital CM OS levels. A detailed signal description is provided below:

- SCLK input: should receive a clock signal from the host during SPI transactions. The clock must have a $50 \%$ duty cycle. Internal to the SC 1894 , this pin is pulled down to ground through a $50 \mathrm{~K} \Omega$ resistor.
- SSN (Slave Select input) functions as an active-low slave selector. Internal to the SC1894, this pin is pulled up to DVDD33 by a $50 \mathrm{~K} \Omega$ resistor.
- SDI input: functions to receive addresses, messages/ commands, and data values from the host. This signal should be wired to the M OSI (master out/ slave in) signal from the Bus M aster. Internal to the SC1894, this pin is pulled down to ground through a $50 \mathrm{~K} \Omega$ resistor.
- SDO three-state output: this signal should be wired to the host M ISO signal (master in/ slave out). This pin does not have an internal pullup/ pulldown and must be externally pulled-up by a $10 \mathrm{~K} \Omega$ resistor to DVDD33. This pin is capable of driving 12 mA . Below is the equation for determining the maximum load capacitance for the SDO pin:
- $\mathrm{C}_{\text {MAX }}$ (shunt to ground) $=3.75 \mathrm{e}-4 / \mathrm{f}_{\mathrm{SPI}}$ (in Farad), where $\mathrm{f}_{\mathrm{SPI}}$ is the frequency of the SPI communication in Hz .
- For example: for $\mathrm{f}_{\mathrm{SPI}}=3 \mathrm{MHz}$, the maximum load capacitance $\left(\mathrm{C}_{\mathrm{MAX}}\right)$ to ground is 125 pFF . The SC1894 SDO pin capacitance is 2.8 pF and must be taken into account when calculating $\mathrm{C}_{\text {MAX }}$.
- For values greater than $\mathrm{C}_{\text {MAX }}$, a buffer such as the NC7W Z16P6X would be required.

IM PORTANT: SSN should be disabled after each transaction as described below.
In addition to these pins, pin 49 (RESETN) and pin 60 (LOADENB) are required for:

- operating the GUI
- upgrading FW
- configuring the SC 1894 from the host.

See sections 2.2 and 2.3 for additional details.
Figure 3 to Figure 7 illustrate examples of transactions used for SPI host message communication (section 3) or EEPROM read and write instructions (section 4).
See M icrochip 25A512 data sheet 0 for additional details on transactions with the internal EEPROM.


Figure 3: Single-Byte Read


Figure 4: Single-Byte W rite


Figure 5: Four-Byte W rite


Figure 6: Four-Byte Read


Figure 7: SPI Special Command 06

### 2.2. LOADENB (Pin 60) For Firmware Upgrade

LOADENB (pin 60) should be utilized when updating firmware. Input to the pin should be 3.3V CMOS level. Internally, this pin is pulled down to ground through a $50 \mathrm{~K} \Omega$ resistor. If the system has a host controller, it is recommended to connect this pin to one of its GPIO's. W hile this signal is set LOW , the SC1894 will be in normal operational mode. W hen the LOADENB signal is high, the SC1894 will be placed in a special mode where the SPI Bus is directly connected to the internally embedded EEPROM . In this mode, the SC1894 must be placed in a continuous reset mode by setting pin 49 (RESETN) to low. Throughout firmware updates, LOADENB must be at logic level high and. at the completion of the process, the signal must transition to logic level low. After the programming has been completed, a hard reset should be initiated by commanding the RESETN input low for at least $1 \mu \mathrm{~s}$, then toggled high.

### 2.3. RESETN (Pin 49) to Reset SC1894

It is required that RESETN, pin 49, be connected to a host processor through a GPIO connection or use a luF capacitor connected between pin 49 and ground. The RESETN pin is internally pulled-up to DVDD33 through a $50 \mathrm{~K} \Omega$ resistor. The RESETN (active-low) signal must be kept low for at least $100 \mu \mathrm{~s}$ after the last supply is ramped to at least $90 \%$ of its final level; or it can be pulsed (from high to low, kept there for at least $1 \mu s$, and then back to high). W hen this signal is low, the SC 1894 will be in a reset mode. W hen the signal goes high, the SC1894 will begin to boot-up and will complete this process in approximately 1 to 3 seconds (depending on the firmware version). After the boot-up process, SC 1894 will start adapting towards optimal linearization.
Implementing a host GPIO connection to pin 49, RESETN allows the Host Processor to remotely reset theSC1894 if a re-initialization is required.

## 3. SPI Host M essage Communication

The SC1894 requires a remote interface connection to configure critical parameters, like frequency range and $\mathrm{min} / \mathrm{max}$ frequency scan bounds. In addition, this permits obtaining the operational status and error/ warning information; critical for board startup and debugging. The SC1894 should either be connected to an external host or SPI connector to be able to use the GUI. This provides the following benefits:
1 A bility to download updated versions of SC 1894 firmware with incremental feature sets.
2. A bility to obtain continuous operational status.
3. A bility to obtain error/ warning alarms.
4. A bility to configure the SC1894 to the appropriate frequency range with the corresponding M in and M ax Frequency scanning range limits.
In order to exchange information with the SC1894 internal memory over the SPI bus, the Host must follow the communication protocol described in the following sections.

### 3.1 Host Procedure for 4-Byte M essage Communication

This section summarizes the Host procedure for 4 -byte message communication. Refer to Figure 8 for the host flow diagram. Three types of registers are used in this message communication protocol.
1 M RB: 4-byte M essage Reply Buffer
2. RSR: 1-byte Read Status Register
3. CHK:1-byte Checksum Register

Five transmissions are required to read/ write these registers.

### 3.1.1 M RB Read Transaction

This transaction consists of two parts. In the first part of the transaction, the Host sends an Opcode which indicates an M RB register read transaction. In the second part of the transaction, the SC1894 sends the 4 bytes of the M RB register. The total transaction length is 56 SCLK cycles. This transaction is described in Figure 8.


### 3.1.2. M RB W rite Transaction

This transaction consists of two parts. In the first part, the Host sends the Opcode indicating a write transaction to M RB registers. In the second part of transaction, the Host sends 4 message bytes to be written to M RB registers. The total transaction length is 56 SCLK cycles. This transaction is described in Figure 8.


### 3.1.3. RSR Read Command

This transaction consists of two parts. In the first part of transaction, the Host sends the Opcode to read the RSR register. In the second part of the transaction, the SC1894 sends 1-byte which is the contents of the RSR register. The total transaction length is 32 SCLK cycles. Note that RSR is a read only register. This transaction is described in Figure 8.


### 3.1.4. CHK Read Command

This transaction consists of two parts. In the first part of the transaction, the Host sends the Opcode to read the CHK register. In the second part of the transaction, the SC 1894 sends the 1-byte content of the CHK register. The total transaction length is 32 SCLK cycles. This transaction is described in Figure 8.


Host Sending Opcode SC1894 Response

### 3.1.5. CHK W rite Command

In this transaction, the Host sends the Opcode to write the CHK register along with the checksum value. The total transaction length is 32 SCLK cycles. This transaction is described in Figure 8.


Host Sending Opcode Checksum

### 3.1.6. Read/ W rite M essage Protocol

The following steps summarize the read/ write message protocol:
1 W ait at least one second following reset before proceeding with step 2.
2. Host reads the RSR to determine current value.
3. Compose the four-byte message to write to the M RB, then compute the modulo-256 sum over these four bytes. Then compute the one's complement of the resulting value (i.e., invert each bit). The resulting value is the checksum for the message.
4. W rite the checksum found in step 3 to the CHK register.
5. Write the four-byte message to the MRB. Start a timer with expiration value of one second upon completion of the write.
6. Host reads the RSR by using the RSR read command, C8 00 28. Read byte can assume the following four values:

| RSR Value | SC1894 Status |
| :--- | :--- |
| $0 \times 0$ F or 0xF0 | RSR values 0x0F and 0xF0 alternate indicating that the SC1894 response to prior command is ready. <br> These values are also referred to as ACK0/ 1, respectively |
| $0 \times F F$ | RSR of 0xFF indicates the most recently issued command was not received correctly. This value is also <br> referred to as a NAK. |
| $0 \times 00$ | Indicates that the SC1894 has not yet completed processing of any commands since being reset |

Host should keep polling the RSR every 5ms until either the timer expires or the RSR changes value. Any value other than the four in this table, is treated the same as a NAK.
1 If the expected ACK is returned before the timer expires, host reads the $M$ RB registers by issuing an $M$ RB read command, then read the CHK register by issuing a CHK read command. If timer expires before the RSR changes, or new RSR value is anything other than expected ACK, return to step 4.
2. Host computes the ones complement modulo-256 checksum over the five bytes consisting of the four bytes read from the M BR register plus the one byte from the RSR. Compare against the value read from the CHK register. If the values match, then transaction is complete. Otherwise, return to step 4.

IM PORTANT: After Reset, the first read byte of MRB will remain $0 \times 00$ until the first command response is available.
The SSN should be disabled after each transaction as described above.
Before sending a command, it is required to read the RSR.
1 If $0 \times 0 \mathrm{~F}$ is read, then $0 \times F 0$ will indicate that the response to the command is ready.
2. Similarly, if $0 \times F 0$ was read before sending the command, then $0 \times 0 \mathrm{~F}$ will indicate that the response of the command is ready.
3. If the chip was reset, then " XXOO " will be read and either OXFO or OXOF will indicate that the response to the command is ready.

Figure 8 provides a flow diagram that illustrates the sequence of actions from the start of a transaction to the completion.
See section 3.6 for examples of SPI M essage Communication Commands.


Figure 8: Host Flow Diagram

### 3.2. SPI M essage Read/ W rite Command Format

SPI messages to read/ write 1or 2-byte are described in the following sections. These commands only allow accessing the first 4 K bytes of the scratch memory. For some of the parameters, it is required to access address beyond the 4 K limit. Then it is required to send a special command to extend the readable range.

### 3.2.1. Host M essage to Read 1-byte from the Scratch M emory

 Host M essage to read 1-byte from the scratch is$\underbrace{$| $4 X$ | $Y Y$ | 00 | 00 | $C X$ | $Y Y$ | $\mathrm{ZZ}_{1}$ | 00 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |}$_{\text {Host M essage }} \underbrace{}_{\text {SC1894 Response }}$

W here XYY is the hexadecimal address in the scratch and $\mathrm{ZZ}_{1}$ the 1 -byte value read.
3.2.2. Host M essage to Read 2-bytes From the Scratch M emory Host M essage to read 2-bytes from the scratch is


W here XYY is the hexadecimal address in the scratch and $\mathrm{ZZ}_{1} \mathrm{ZZ}_{2}$ the 2-byte value read.
3.2.3. Host M essage to W rite 1-byte to the Scratch M emory Host $M$ essage to write 1 -byte to the scratch is

$W$ here $X Y Y$ is the hexadecimal address in the scratch and $\mathrm{ZZ}_{1}$ the 1-byte value written.
3.2.4. Host $M$ essage to $W$ rite 2-bytes to the Scratch M emory Host $M$ essage to write 2 -bytes to the scratch is


W here XYY is the hexadecimal address in the scratch and $\mathrm{ZZ}_{1} \mathrm{ZZ}_{2}$ the 2 -byte value written.

### 3.2.5. Supported SPI M essage Communication Commands

These SPI messages use the host message protocol described in section 1 Please refer to Figure 8 for Host Flow Diagram. See section 9.2 for example code for reading SPI message parameters.
Table I: Scratch Parameters Available Through SPI M essages

| Scratch Address <br> (Hex) | Size/ Access | Variable Name | Description |
| :---: | :---: | :---: | :---: |
| 002 | 8-bit R | HW Version | Get Hardware version. $\mathrm{SC} 1894=66=0 \times 42$ |
| 003 | 8-bit R | FW Version | Get Firmware version. Represents W .X.YY.ZZ where each hexadecimal digit for $W$ and $X$ is separately displayed as a decimal where a value $0 \times 41$ would be displayed as 4.1YY.ZZ |
| 004 | 8-bit R | Get FW Build M SB | Get Firmware build M SB. Represents W.X.YY.ZZ where YY is the value converted to ASCII decimal where a value $W \mathrm{X}=0 \times 41$ and $\mathrm{YY}=03$ is displayed as 4.103.ZZ |
| 005 | 8-bit R | Status | The Host should Get Status at least every 2 s and not faster than every 100 ms . <br> Bit\#7 Error occurred if bit contains " 1 " <br> Bit\#6 W arning occurred if bit contains " 1 " <br> Bit\#5-0 contains value describing overall status: $\begin{aligned} & 000000=\text { INIT } \\ & 000001=\text { FSA (Full Speed Adaptation) } \\ & 000011=\text { TRACK (Tracking) } \\ & 000110=\text { CAL (Calibrating) } \\ & 001001=\text { PDET (Calibrating) } \\ & \text { Other values not valid modes } \end{aligned}$ <br> If bit\#7 is set, host should "Read Error" within 6s. SC 1894 will reset $6 s$ after an error occurs. Error information will be lost after reset. <br> If bit\#6 is set, host should "Read Warning" and "Clear Warning". |
| 006 | 8-bit R | Error | Host to read error code from SC 1894. XX is the decimal error number. 00 means no error. Any other values mean that the chip has an internal failure and should not typically happen. <br> Please refer to the release note for Error code. |
| 007 | 8-bit R | W arning | Host to read warning code from SC 1894. YY is the decimal warning number. Please refer to the release note for $W$ arning code. |
| 008 | 8-bit RW | Output M ode | Output M ode <br> XX $=00=$ RFOUT Disabled (Adaptation is frozen and SC1894 is not linearizing the PA) <br> $X X=01=$ "FW Control". This means RFOUT is enabled, by default, but can be disabled by the firmware. For example, in CAL, RFOUT Status is OFF, even if the mode is set to "FW Control". Required: After changing Output Mode, send the "Activate Outputs" messages to be effective. See Table 2 |
| 00A | 8-bit R | FW Build LSB | Firmware Build LSB. Represents W .X.YY.ZZ where ZZ is the value converted to ASCII decimal where a value $W X=0 \times 41, Y Y=03$ and $\mathrm{ZZ}=08$ is displayed as 4.103.08 |


| Scratch Address <br> (Hex) | Size/ Access | Variable Name | Description |
| :---: | :---: | :---: | :---: |
| 010 | 8-bit R | Frequency Range | XX hexadecimal value of Frequency Range. <br> XX $=01: 225 \mathrm{M} \mathrm{Hz}-260 \mathrm{M} \mathrm{Hz}$ <br> $X X=02: 260 \mathrm{M} \mathrm{Hz}-520 \mathrm{MHz}$ <br> $X X=03: 225 \mathrm{MHz}-960 \mathrm{M} \mathrm{Hz}$ <br> $X X=04: 520 \mathrm{M} \mathrm{Hz}-1040 \mathrm{MHz}$ <br> $X X=05: 1040 \mathrm{MHz}-2080 \mathrm{MHz}$ <br> XX $=06: 698 \mathrm{M} \mathrm{Hz}-2700 \mathrm{MHz}$ <br> $X X=07: 1800 \mathrm{M} \mathrm{Hz}-2700 \mathrm{M} \mathrm{Hz}$ <br> $X X=08: 2700 \mathrm{M} \mathrm{Hz}-3500 \mathrm{M} \mathrm{Hz}$ <br> $X X=09: 3300 \mathrm{MHz}-3800 \mathrm{M} \mathrm{Hz}$ |
| 011 | 16-bit R | M inFrequencyScan | $X X$ YY hexadecimal value of $2 x M$ inFrequency $\operatorname{Scan}(\mathrm{M} \mathrm{Hz})$. For example, XX YY $=0 \mathrm{E} 10$ corresponds to M inFrequency= 1800 M Hz . The M inFrequencyScan is the lowest frequency that the SC1894 examines when searching for the signal center frequency. |
| 013 | 16-bit R | M axFrequencyScan | $X X Y Y$ hexadecimal value of $2 \times M$ axFrequency $\operatorname{Scan}(\mathrm{M} \mathrm{Hz})$. For example, XX YY = 15 E 0 corresponds to M axFrequencyScan = 2800 M Hz . The M axFrequencyScan is the highest frequency that the SC1894 examines when searching for the signal center frequency. |
| 017 | 8-bit R | Adaptation M ode | XX hexadecimal value of Adaptation $M$ ode <br> XX $=00=$ Duty Cycled Feedback OFF (Default State) <br> XX $=01=$ Duty Cycled Feedback ON (Not recommended for TDD applications) |
| 018 | 16-bit R | Signal Bandwidth | $X X$ YY hexadecimal value of $2 x$ SignalBandwidth $(\mathrm{M} \mathrm{Hz})$. For example, $X X$ YY $=00 \mathbb{E}$ corresponds to signal Bandwidth = 15 MHz . |
| 01A | 16-bit R | Center Frequency | $X X$ YY hexadecimal value of $2 x$ Frequency $(\mathrm{M} \mathrm{Hz})$. For example, XX $Y Y=0 F A 3$ corresponds to signal center Frequency $=20015 \mathrm{MHz}$. |
| 023 | 8-bit RW | Adaptation State | XX hexadecimal value of Adaptation State <br> $X X=00=$ Frozen (Freeze Adaptation) <br> XX $=01=$ Running (Default state: A daptation Running) |
| 032 | 8-bit R | Get Output Status | Get Output Status. $=00=$ RFOUT OFF (RFOUT disable: Adaptation is frozen and SC 1894 is not linearizing the PA) $=01=$ RFOUT ON |
| 033 | 8-bit R | Normalization_Factor | 8-bit unsigned value of Normalization Factor. $0 \times 2 A=42$. See section 0 for details. |
| 034 | 16-bit R | Unnormalized_Coeff | 16 -bit unsigned value of the un-normalized coefficient value. See section 0 for details. |
| 23C | 8-bit R | RFIN AGC | 8 -bit unsigned value of RFIN AGC (PDET) value between 0 and 15 |
| 9C4 | 8-bit R | RFFB AGC | 8 -bit unsigned value of RFFB AGC value between 0 and 29 |

IM PORTANT: If the M essage is less than 4-bytes long, it is required that 4-bytes be sent before disabling the SSN (although the content of the additional bytes may not have any particular value). So, for 2-byte messages, it is required to add two dummy bytes. Similarly, if the Reply is fewer than 4-bytes long, it is required that all 4-bytes are received before disabling the SSN. So, for a 2 -byte response, 2 extra bytes will be received and discarded.
After changing Output Mode, it required to send the "Activate Outputs" messages to be effective. See Table 2.

### 3.3. Special Commands

Table 2: Special SPI Commands

| Message (Hex) | Reply (Hex) | Command Name | Description |
| :--- | :--- | :--- | :--- |
| 10030000 | 90030000 | Clear W arning | Clears the W arning Code |
| 10040000 | 90040000 | Activate Output | Activate Output M ode. This command must be issued <br> following a Set Output M ode command, described in <br> above message |
| 10050000 | 90050000 | Request Rescan | Requests rescan for signal frequency. Not disruptive to <br> PA linearization. |
| 10 CD 0000 | 90 CD 0000 | Extend Scratch Readable <br> Access Enable | Enables extended readable range of the scratch by <br> adding address offset of 0x800. <br> The instructions in sections 0 to 3.2.4 will then access <br> address XYZ + 0x800. |
| 10 CE 0000 | 90 CE 0000 | Extend Scratch Readable <br> Access Disable | Disables extended readable range of the scratch by <br> removing address offset of 0x800. |
| 10 FA 0000 | 90 FA 0000 | W ake-up | W hen the Duty Cycled Feedback is ON, the SC1894 <br> will be mostly powered down during the OFF time (ls). <br> This command will force SC 1894 to power back up by <br> going back to ON state. The wake process takes about <br> lms to complete. |
| 10 FB 0000 | 90 fb 0000 | OTP to EEPROM Transfer | Copies 128 bytes of OTP to ATE Calibration Offset <br> Zone of EEPROM. See section 4.19 for details. |

### 3.4. Special SPI Commands for Smooth M ode Calibration

The SC1894 can operate in one of two modes: Smooth M ode and Optimized M ode. In Optimized M ode, the firmware will execute the full AGC routines to find the optimal settings for the various attenuators and amplifiers in the SC1894 hardware whenever the conditions change. For example, if the PA output power is stepped down several dB, the AGC routines will be rerun. This causes significant spectral distortion during the time it occurs, but the final correction performance will usually be the best achievable by the hardware. Optimized mode is therefore not suitable for dynamic operation. It is mainly intended for tuning PAs, and debugging performance issues. To switch to Smooth M ode, a calibration procedure is run. The procedure essentially involves applying a waveform, then issuing some SPI commands to the firmware. The full AGC routines are run and the values stored in EEPROM by the firmware. Once these calibration parameters have been written, the device is operating in Smooth M ode. In Smooth M ode, if some condition (such as PA output power or temperature) changes, the firmware estimates what the optimal values are for the various AGC indices for the new condition, rather than rerunning the full A GC routines. The final settings may not be optimal, but they will be close enough that performance is only slightly degraded relative to what would be achieved in Optimized mode. The main benefit is that there is little spectral disruption in dynamic conditions. If the calibration values in EEPROM are zeroed out, and the device reset, then it reverts back to Optimized M ode. The SPI commands used for Smooth M ode calibration are described in Table 3. Use of these commands is described in Section 8, with example code provided in sections 9.3 and 9.4.

Table 3: SPI M essages Communication Commands for Smooth M ode Calibration

| M essage (Hex) | Reply (Hex) | Command Name | Description |
| :---: | :---: | :---: | :---: |
| $10 \mathrm{F3} 0000$ | 90 F3 0000 | Clear M axPW RCalParameters A | Firmware to clear maximum power amplifier output power calibration parameter and adaptation coefficients in EEPROM for frequency A. Then read M axPW RClearOnGoing for command status. See Table 4 |
| $10 \mathrm{F4} 0000$ | 90 F4 0000 | Clear M axPW RCalParameters B | Firmware to clear maximum power amplifier output power calibration parameter and adaptation coefficients in EEPROM for frequency B. Then read M axPW RClearOnGoing for command status. See Table 4 |
| 10 F 00000 | 90 F5 0000 | W rite M axPW RCalParameters A | Firmware to write maximum power amplifier output power calibration parameter and adaptation coefficients in EEPROM for frequency $A$. Then read M axPwrCalA Ongoing for command status. See Table 4 |
| $10 \mathrm{F6} 0000$ | 90 F6 0000 | W rite M axPW RCalParameters B | Firmware to write maximum power amplifier output power calibration parameter and adaptation coefficients in EEPROM for frequency B. Then read M axPwrCalBO ngoing for command status. See Table 4 |

## Table 4: Scratch Parameters for Smooth Calibration Command Status

| Scratch Address <br> (Hex) | Size/ <br> Access <br> DC3 UNIT8 R | MaxPW RClearOnGoing | Flag used to indicate the execution status of the command "Clear <br> MaxPW RCalParameters" <br> Keep executing reads of this flag until a value of $0 \times 00$ is returned <br> by the SC1894. |
| :--- | :--- | :--- | :--- |
| DC4 | UNIT8 R | MaxPwrCalA Ongoing | Flag used to indicate the execution status of the command "Write <br> MaxPWRCalParameters A" <br> Keep executing reads of this flag until a value of $0 \times 00$ is returned <br> by the SC1894. |
| DC6 | UNIT8 R | MaxPwrCalBOngoing | Flag used to indicate the execution status of the command "W rite <br> MaxPWRCalParameters B" <br> Keep executing reads of this flag until a value of $0 \times 00$ is returned <br> by the SC1894. |

### 3.5. Average of the $M$ agnitudes of the Coefficients

In "FSA" and "TRACK" states, the average of the magnitudes of the coefficients is computed as follows:
Average_Coeff = Unnormalized_Coeff/ Normalization_Factor;
Refer to Section 3.2 for instructions on how to get these parameters.
Example:
Unnormalized_Coeff $=0 \times 0459=1113$
Normalization_Factor $=42$
Then A verage_Coeff $=1113 / 42=26.5$

### 3.6. Examples of SPI M essage Communication Commands

3.6.1 To Read the FW Build LSB From Scratch

The following shows the different SPI transactions to read the FW Build LSB from scratch:
FW BuildLSB = rfpal_msgCmdRead(h, hex2dec('00A'), 0)
-> D5 8120 B5 \%CHK W rite Command CHK = B5
->C8 002800 \%Read RSR
<- FF FF FF 0F \% Value is 0F
-> FO 002040 0A 0000 \% Send command W ith M RB W rite Transaction
\% CHK Computation. M od256 ( $0 \times 40+0 \mathrm{XA})=0 \times 4 \mathrm{~A}$. CHK $=0 \times F F-0 \times 4 \mathrm{~A}=0 \times B 5$
->C8 002800 \% Read RSR
<- FF FF FF F0 \% Value is F0 indicates that the response to the command is ready to be read
->FO $002800000000 \%$ M RB Read Transaction to read the response
$<$ FF FF FF C0 0A 0800 \% Response to Read FW Build LSB is 08
->D5 812800 \% Read CHK to make sure it matches the computed CHK
< FF FF FF 3D \%Read CHK = 3D
\% CHK computation. M od256(0xF0 $+0 \times C 0+0 \times 0 \mathrm{~A}+0 \times 08+0)=0 \times C 2$. CHK $=0 \times F F-0 \times C 2=0 \times 3 D$
FW BuildLSB = 8

### 3.6.2.To Enable/ Disable RFOUT

To disable RFOUT, the following shows the different SPI commands:
err = SPImsgRfO utEnable( $\mathrm{h}, 0$ )
->D5 8120 F7 \% W rite CHK $=0 \times F 7$
->C8 $002800 \%$ Read RSR
<- FF FF FF FO \%V alue is FO
->FO $002000080000 \%$ Send MRB Write Transaction to write 'O' to Output Mode scratch variable
\% CHK Computation. M od256( $0 \times 0+0 \times 8$ ) $=0 \times 8$. CHK $=0 \times F F-0 \times 8=0 \times F 7$
->C8 002800 \%Read RSR
<- FF FF FF 0 F \%V alue is 0 F indicates that the response to the command is ready to be read
->FO $002800000000 \%$ M RB Read Transaction to read the response
< FF FF FF 80080000 \%SC1894 response
->D5 812800 \%CHK Read Command to verify response CHK
<- FF FF FF $68 \%$ CHK $=0 \times 68$ is read
\% CHK computation. M od256( $0 \times 0 \mathrm{~F}+0 \times 80+0 \times 08+0 \times 00+0 \times 00+0)=0 \times 97$. CHK $=0 \times \mathrm{FF}-0 \times 97=0 \times 68$
->D5 8120 EB \% W rite Command CHK $=0 \times$ EB
->C8 002800 \% Read RSR
<- FF FF FF 0 F \% Value is 0 F
->FO 002010040000 \%Activate Output command is sent with M RB W rite Transaction
\% CHK Computation. M od256( $0 \times 10+0 \times 04+0 \times 00+0 \times 00)=0 \times 14$. CHK $=0 \times F F-0 \times 14=0 \times E B$
->C8 002800 \% Read RSR
<- FF FF FF FO \%Value is FO indicates that the response to the command is ready to be read
->FO 002800000000 \%M RB Read Transaction to read the response
<-FF FF FF $90040000 \%$ SC1894 response
->D5 812800 \%CHK Read Command to verify response CHK
$<$ FF FF FF 7B \% CHK $=0 \times 7 \mathrm{~B}$ is read
\%CHK computation. M od256( $0 \times 50+0 \times 90+0 \times 04+0 \times 00+0 \times 00+0)=0 \times 84 . C H K=0 \times F F-0 \times 84=0 \times 7 B$
err $=0$
To Set RFOUT to FW Control, the following shows the different SPI commands:
err $=$ SPImsgRfO utEnable(h, 1)
->D5 8120 F6 \%W rite CHK = 0xF6
->C8 002800 \% Read RSR
<- FF FF FF FO \%Value is FO
-> FO 002000080100 \% Send M RB W rite Transaction to write '1’' to Output Mode scratch variable
->C8 002800 \% Read RSR
$<$ FF FF FF 0 F \%V alue is 0 F indicates that the response to the command is ready to be read
->FO 002800000000 \%M RB Read Transaction to read the response
<- FF FF FF 80080100 \%SC 1894 response to Output M ode write command
-> D5 812800 \%CHK Read Command to verify response CHK
<- FF FF FF $67 \%$ CHK $=0 \times 67$ is read
$\%$ CHK computation. M od256( $0 \times 0 \mathrm{~F}+0 \times 80+0 \times 08+0 \times 01+0 \times 00+0)=0 \times 98$. CHK $=0 \times F F-0 \times 97=0 \times 67$
->D5 $8120 \mathrm{~EB} \% \mathrm{~W}$ rite Command CHK $=0 \times \mathrm{EB}$
->C8 002800 \% Read RSR
<- FF FF FF 0 F \% Value is 0 F
->FO 002010040000 \%Activate Output command is sent with M RB W rite Transaction
->C8 002800 \% Read RSR
<- FF FF FF FO \%Value is FO indicates that the response to the command is ready to be read
->FO 002800000000 \%M RB Read Transaction to read the response
< FF FF FF 90040000 \%4-byte SC 1894 response
->D5 812800 \%CHK Read Command to verify response CHK with SC 1894 4-byte response+RSR value
$<$ FF FF FF 7B \% CHK $=0 \times 7 \mathrm{~B}$ is read
$\%$ CHK computation. M od $256(0 \times F 0+0 \times 90+0 \times 04+0 \times 00+0 \times 00)=0 \times 84$. CHK $=0 \times F F-0 \times 84=0 \times 7 \mathrm{~B}$
err $=0$

### 3.6.3. To Clear W arnings

err =rfpal_msgSa(h,03)
->D5 8120 EC \%CHK W rite Command
->C8 002800 \%Read RSR
<- FF FF FF FO \%Value is F0
->FO 002010030000 \%Clear warning command is sent with M RB W rite Transaction
->C8 002800 \%Read RSR
$<-$ FF FF FF 0 F \%V alue is 0 F indicates that the response to the command is ready to be read
-> FO 002800000000 \%M RB Read Transaction to read the response
< FF FF FF 90030000 \%4-byte SC 1894 response
->D5 812800 \%CHK Read Command to verify response CHK with SC 1894 4-byte response+RSR value
<- FF FF FF 5D \%CHK $=0 \times 5 \mathrm{D}$ is read
$\%$ CHK computation. M od256( $0 \times 0 \mathrm{~F}+0 \times 90+0 \times 03+0 \times 00+0 \times 00)=0 \times \mathrm{A} 2 . \mathrm{CHK}=0 \times F F-0 \times \mathrm{A} 2=0 \times 5 \mathrm{D}$
err $=0$
To Clear M axPW RCalParameters A
SC1894clearM axPW RCalParameters (h, 0)
->D5 8120 FC \%CHK W rite Command
->C8 002800 \%RSR Read Command
$<-$ FF FF FF 0 F \% OF is read from RSR before sending Command. W aiting for FO for response to be ready
->FO 002010 F3 0000 \%Clear M ax PW R Cal Parameters command
\% M od256( $0 \times 10+0 \times F 3+0+0)=0 \times 03$. CHK $=F F-0 \times 03=F C$
->C8 002800 \%Send RSR Read Command until F0 is read
$<-$ FF FF FF $0 F \% 0$ is read from RSR. Response not ready. W aiting for FO for response to be ready
->C8 002800 \%Send RSR Read
< FF FF FF 0 F \% OF is read from RSR. Response not ready. W aiting for FO for response to be ready
->C8 $002800 \%$ Send RSR Read
<- FF FF FF OF \% OF is read from RSR. Response not ready.
->C8 002800 \%Send RSR Read
<- FF FF FF 0 F \% OF is read from RSR. Response not ready.
->C8 002800 \%Send RSR Read
$<$ FF FF FF 0F \% OF is read from RSR. Response not ready.
->C8 002800 \%Send RSR Read
$<$ FF FF FF 0F \% OF is read from RSR. Response not ready.
->C8 002800 \%Send RSR Read
< FF FF FF OF \% OF is read from RSR. Response not ready.
->C8 002800 \%Send RSR Read
$<$ FF FF FF OF \% OF is read from RSR. Response not ready.
->C8 002800 \%Send RSR Read
<- FF FF FF OF \% OF is read from RSR. Response not ready.
->C8 002800 \%Send RSR Read
$<$ FF FF FF OF \% OF is read from RSR. Response not ready.
->C8 002800 \%Send RSR Read
$<$ FF FF FF OF \% OF is read from RSR. Response not ready.
->C8 002800 \%Send RSR Read
< FF FF FF FO \% Value is F0, which means that the response to Command is ready
->FO 002800000000 \%M RB Read
<- FF FF FF 90 F3 0000 \%SC1894 Command response 90 F3 0000
->D5 812800 \%CHK Read Command
$<$ FF FF FF $8 \mathrm{C} \% \mathrm{CHK}=0 \times 8 \mathrm{C}$
$\%$ CHK computation. M od256( $0 \times 50+0 \times 90+0 \times F 3+0+0)=0 \times 73$. $\mathrm{CHK}=0 \times F F-0 \times 73=0 \times 8 \mathrm{C}$
->D5 8120 EF \%W rite CHK=0xEF for Command
->C8 002800 \%Send RSR Read
$<$ FF FF FF FO \%Value is $0 x F 0$
->FO 0020 4D C3 0000 \%Read M axPW RClearOnGoing value with M RB W rite Transaction
$\% \operatorname{Mod} 256(0 \times 4 D+0 \times C 3+0+0)=0 \times 10 . C H K=F F-0 \times 10=E F$ is correct.
->C8 002800 \%Send RSR Read
<- FF FF FF OF \%V alue is 0F, which means that the response to Command is ready
->F0 002800000000 \%M RB Read Transaction to read the response
< FF FF FF CD C3 0000 \%SC1894 4-byte response to Command to Read M axPW RClearOnGoing
\% 0 means that "Clear MaxPWRCalParameters" Command is completed.
-> D5 812800 \%CHK Read Command to verify response CHK with SC1894 4-byte response+RSR value
< FF FF FF 60 \% CHK $=0 \times 60$ is read
\% CHK computation. M od256( $0 \times 0 \mathrm{~F}+0 \times \mathrm{CD}+0 \times \mathrm{C} 3+0 \times 00+0 \times 00)=0 \times 9 \mathrm{~F} . \mathrm{CHK}=0 \times \mathrm{FF}-0 \times 9 \mathrm{~F}=0 \times 60$

### 3.6.4.W rite M axPW RCalParameters A

The following shows the different SPI transactions for the Write MaxPWRCalParameters A:
rfpal_msgSa(h,hex2dec('F5'))
$->$ D 58120 FA \%W rite CHK = FA
->C8 002800 \%RSR Read Command
< FF FF FF FO \%Value is F0
-> FO 002010 F5 0000 \%Send "Write MaxPWRCalParameters A" command with MRB Write Transaction
->C8 002800 \%RSR Read Command
$<-$ FF FF FF $0 \mathrm{~F} \%$ V alue is 0 F , which means that the response to Command is ready
-> FO $002800000000 \%$ M RB Read Transaction to read the SC1894 response
<- FF FF FF 90 F5 0000 \%SC1894 4-byte response to Command
->D5 812800 \%CHK Read Command to verify response CHK with SC1894 4-byte response+RSR value
$<$ FF FF FF 6B \% CHK $=0 \times 6 \mathrm{~B}$ is read
\% CHK computation. M od256( $0 \times 0 \mathrm{~F}+0 \times 90+0 \times 55+0 \times 00+0 \times 00)=0 \times 94$. CHK $=0 \times F F-0 \times 94=0 \times 6 \mathrm{~B}$
ans $=0$
Then it is required to read the MaxPwrCalAOngoing flag to make sure the "Write MaxPWRCalParameters $\mathrm{A}^{\prime \prime}$ command has been completed.
calA OngoingFIg = rfpal_msgCmdRead( $\mathrm{h}, \mathrm{hex} 2 \operatorname{dec}\left({ }^{\prime} \mathrm{DC4}\right.$ '), 0 );
-> D5 8120 EE \%W rite CHK = EE
->C8 002800 \%RSR Read Command
< FF FF FF FO \%Value is F0
-> FO 0020 4D C4 0000 \% Read M axPwrCalAO ngoing value with M RB W rite Transaction
->C8 002800 \%RSR Read Command
< FF FF FF OF \%V alue is OF, which means that the response to Command is ready
->FO 002800000000 \%M RB Read Transaction to read the SC1894 response
<- FF FF FF CD C4 0100 \%SC 1894 4-byte response:
\%1 means "Write MaxPWRCalParameters A" not complete yet.
->D5 812800 \%CHK Read Command to verify response CHK with SC1894 4-byte response+RSR value
$<$ FF FF FF 5E \%CHK $=0 \times 5 \mathrm{E}$ is read
\%CHK computation. M od256( $0 \times 0 \mathrm{~F}+0 \times \mathrm{CD}+0 \times \mathrm{C} 4+0 \times 01+0 \times 00)=0 \times \mathrm{A} 1 \mathrm{CHK}=0 \times F F-0 \times A 1=0 \times 5 \mathrm{E}$
-> D5 8120 EE \%W rite CHK = EE
->C8 002800 \%RSR Read Command
<- FF FF FF 0F \%Value is 0F
-> FO 0020 4D C4 0000 \% Read M axPwrCalAO ngoing value with M RB W rite Transaction
->C8 002800 \%RSR Read Command
<- FF FF FF FO \%V alue is F0, which means that the response to Command is ready
->FO 002800000000 \%M RB Read Transaction to read the SC1894 response
< FF FF FF CD C4 0000 \%SC1894 4-byte response:
\% 0 means "Write MaxPWRCaIParameters $\mathrm{A}^{\prime}$ " is complete.
->D5 812800 \%CHK Read Command to verify response CHK with SC1894 4-byte response+RSR value <- FF FF FF 7E \% CHK $=0 \times 7 \mathrm{E}$ is read
\% CHK computation. M od256( $0 \times F 0+0 \times C D+0 \times C 4+0 \times 00+0 \times 00)=0 \times 81$ CHK $=0 \times F F-0 \times 81=0 \times 7 E$ $\gg$ calA OngoingFIg $=0$

IM PORTANT: It might be required to Read M axPwrCalAOngoing several times as the W rite M axPW RCalParameters A could take $1-2 s$

```
    3.6.5.To Clear M axPW RCalParameters B
SC 1894clearM axPW RCalParameters(h, 1)
->D5 8120 FB %CHK W rite Command
->C800 2800 %RSR Read Command
<- FF FF FF 0F %Value is 0F
->F0 00 20 10 F4 00 00 %Send Clear Cal Param B with M RB W rite Transaction
->C800 2800 %RSR Read Command
< FF FF FF 0F %V alue is 0F. Response is not ready yet
->C8 00 2800 %RSR Read Command
< FF FF FF FO %V alue is F0. Response is ready
->FO 00 2800 00 00 00 %M RB Read Transaction to read the SC1894 response
<- FF FF FF 90 F4 00 00 %SC1894 4-byte response
->D5 }812800%CHK Read Command
<- FF FF FF 8B %CHK = 0 x8B
% CHK computation. M od256(0xF0 + 0x90 + 0xF4 +0 +0) = 0x74. CHK = 0xFF-0x74 = 0x8B
-> D5 8120 EF %W rite CHK = 0xEF for Command
->C800 2800 %RSR Read Command
< FF FF FF FO %V alue is F0
-> FO 00 20 4D C3 00 00 % Read M axPW RClearO nGoing value with M RB W rite Transaction
->C800 2800 %RSR Read Command
< FF FF FF OF %V alue is OF, which means that the response to Command is ready
-> FO 00 2800 00 00 00 %M RB Read Transaction to read the response
< FF FF FF CD C3 }0000\mathrm{ %SC1894 4-byte response to Command to Read M axPW RClearOnGoing
%0 means that "Clear MaxPWRCalParameters" Command is completed.
->D5 812800 %CHK Read Command to verify response CHK with SC1894 4-byte response+RSR value
< FF FF FF 60 %CHK = 0x60 is read
% CHK computation. M od256(0\times0F+0xCD +0xC3+0\times00+0\times00)=0\times9F.CHK = 0 xFF-0\times9F = 0 x60
```


### 3.6.6.To Read Cost Function Value

```
Cost_function_bytes = double(rfpal_msgCmdRead(h, hex2dec('20D'), 1))
->D5 8120 90 %CHK W rite Command
->C800 2800 %RSR Read Command
<- FF FF FF 0F %V Vlue of 0F
-> FO 00 20 62 0D 00 00 %M RB W rite to read 2-byte from @ 0x20D = 525
%CHK computation. 0x62 +0xD +0 +0 = 0x6F = 111 CHK = dec2hex(255-111) = 0 x90
->C800 2800 %RSR Read Command
< FF FF FF FO %V alue of FO. SC1894 response to command is ready
->FO 00 2800 00 00 00%MRBRead
<- FF FF FF E2 OD EA }68\mathrm{ %SC1894 Command response
->D5 812800 %CHK Read Command
< FF FF FF CE %CHK from SC1894 Command response
% CHK computation. 0xFO + 0xE2 + 0x0D + 0xEA +0x68 = 0x331 M od256 = 0x31=49.
% CHK = dec2hex(255-49) =0xCE
```

Cost_function_bytes $=60008=0 \times E A 68$

Since $0 \times$ EA 68 $>$ 7FFF Then Cost $=60008-65536=-5528$

### 3.6.7.To Transfer ATE Calibration parameters from OTP to EEPROM

First, unlock the EEPROM:
rfpal_eepromW riteStatus ( $h, 0$ );
Then issue
rfpal_msgSa(h,hex2dec('FB'));
->D5 8120 F4 \%W rite CHK = FA
->C8 002800 \%RSR Read Command
$<$ FF FF FF 0 F \% 0F is read from RSR before sending Command. W aiting for F0 for response to be ready
->FO 002010 FB 0000 \% OTP to EEPROM Transfer Command with M RB W rite command ->C8 002800 \%RSR Read Command
< FF FF FF 0F \% 0F is read from RSR. Response not ready. W aiting for F0 for response to be ready
->C8 002800 \%RSR Read Command
< FF FF FF 0F \% 0F is read from RSR. Response not ready. W aiting for F0 for response to be ready
->C8 002800 \%RSR Read Command
< FF FF FF OF \% 0F is read from RSR. Response not ready. W aiting for F0 for response to be ready
->C8 002800 \%RSR Read Command
< FF FF FF 0F \% 0F is read from RSR. Response not ready. W aiting for F0 for response to be ready ->C8 002800 \%RSR Read Command
<- FF FF FF FO \%F0 is read from RSR. Response is ready.
-> FO $002800000000 \%$ M RB Read Transaction to read the response
<- FF FF FF 90 FB 0000 \%SC 1894 4-byte response to OTP to EEPROM transfer command
->D5 812800 \%CHK Read Command
<- FF FF FF $84 \%$ CHK $=0 \times 84$ is read
$\%$ CHK computation. $\mathrm{M} \mathrm{od} 256(0 \times F 0+0 \times 90+0 \times F B+0 \times 00+0 \times 00)=0 \times 7 \mathrm{~B} . \mathrm{CHK}=0 \times F F-0 \times 7 \mathrm{~B}=0 \times 84$

### 3.6.8. To Read Temperature IC

ic_temp_bit = uint16(rfpal_msgCmdRead(h, hex2dec('23D'), 1));
IC_temp = Read16B_signed_Scratch(ic_temp_bit);
->D5 $812060 \%$ W rite CHK $=60$
->C8 002800 \%RSR Read Command
< FF FF FF 0 F \% 0 F is read from RSR before sending Command. W aiting for F0 for response to be ready
-> FO 002062 3D 0000 \% Read IC Temp parameter with M RB W rite command
\%CHK computation. $0 \times 62+0 \times 3 D+0=0 \times 9 F$. CHK $=0 \times F F-0 \times 9 F=0 \times 60$
->C8 002800 \%RSR Read Command
< FF FF FF FO \%FO is read from RSR. Response is ready.
-> FO $002800000000 \%$ M RB Read Transaction to read the response
< FF FF FF E2 3D $0028 \%$ SC1894 response is $0 \times 28=40 \mathrm{C}$. See section 9.12 for negative temperature conversion.
->D5 812800 \%CHK Read Command
<- FF FF FF C8 \%CHK $=0 \times \mathrm{CB}$ is read
\% CHK computation. M od256(0xF0 +0xE2 +0x3D $+0 \times 00+0 \times 28)=0 \times 37$. CHK $=0 \times F F-0 \times 37=0 \times C 8$

### 3.6.9.To Read RFIN and RFFB PM U Values

RFIN_PM U_bytes = double(rfpal_msgCmdRead(h, hex2dec('247'), 1)) \%Address $0 \times 247=583$
->D5 $812056 \%$ W rite CHK $=56$
->C8 002800 \%RSR Read Command
$<$ FF FF FF 00 \% 0 is read from RSR before sending Command as the chip was just Reset.
-> FO 002062470000 \% Read RFIN PM U parameter with M RB W rite command
\%CHK computation. $0 \times 62+0 \times 47+0+0=0 \times A 9$. CHK $=0 \times F F-0 \times A 9=0 \times 56$
->C8 002800 \%RSR Read Command
< FF FF FF 0F \% 0F is read from RSR. Response is ready.
->FO 002800000000 \%M RB Read Transaction to read the response
<- FF FF FF E2 470999 \%SC 1894 4-byte response $0 \times 0999=2457$
->D5 812800 \%CHK Read Command
<- FF FF FF $25 \%$ CHK $=0 \times 25$ is read
\% CHK computation. M od256( $0 \times 0 \mathrm{~F}+0 \times \mathrm{EE} 2+0 \times 47+0 \times 09+0 \times 99)=0 \times D A . C H K=0 \times F F-0 \times D A=0 \times 25$
RFIN_PM U_bytes $=2457=256 * 0 \times 09+0 \times 99=256 * 9+153$
\% See section 6.2 for conversion and sections 9.6 and 9.12 for M atlab example code
RFIN.RM S = 3.01*Read16B_signed_Scratch(RFIN_PM U_bytes)/ $1024=7.2222 \mathrm{dBm}$
RFFB_PM U_bytes = double(rfpal_msgCmdRead(h, hex2dec('245'), 1)) \%Address 0x245 = 581
->D5 812058 \%W rite CHK $=58$
->C8 002800 \%RSR Read Command
<- FF FF FF OF \% OF is read from RSR before sending Command. W aiting for F0 for response to be ready
->FO 002062450000 \% Read RFFB PM U parameter with M RB W rite command
\%CHK computation. $0 \times 62+0 \times 45+0+0=0 \times A 7$. CHK $=0 \times$ xFF- $0 \times 77=0 \times 58$
->C8 002800 \%RSR Read Command
< FF FF FF FO \%FO is read from RSR. Response is ready.
-> FO 002800000000 \%M RB Read Transaction to read the response
< FF FF FF E2 45 F2 C5 \%SC1894 4-byte response 0xF2C5 = 62149
->D5 812800 \%CHK Read Command
$<$ FF FF FF $31 \%$ CHK $=0 \times 31$ is read
\% CHK computation. M od256( $0 \times 50+0 \times E 2+0 \times 45+0 \times F 2+0 \times C 5)=0 \times C E$. CHK $=0 \times F F-0 \times C E=0 \times 31$
RFFB_PM U_bytes = 62149
\% RFFB RM S Power (dBm/ 40 ms ) over a 40 ms measurement window. Updated every 300 ms
\% See section 6.2 for conversion and sections 9.6 and 9.12 for M atlab example code
RFFB.RM S $=3.01 *$ Read16B_signed_Scratch(RFFB_PM U_bytes)/ $1024=-9.9559 \mathrm{dBm}$

## 4. Reprogramming the EEPROM

IM PORTANT: To reprogram the EEPROM with updated firmware and new customer configuration parameters, it is important to know the EEPROM mapping, as described in Table 5, as the firmware download must start at address $0 \times 0000$ and not go over 0XDFFF. Additionally, the EEPROM addresses for customer configuration parameters are listed in Table 6.

The same EEPROM read and write instructions described in sections 4.110 and 4.3 are used to upload new firmware or update the customer configuration parameters.
See M icrochip 25A 512 data sheet for additional details on the EEPROM inside the SC1894.

IM PORTANT: The number of EEPROM erase/ write cycles is limited to one million.

### 4.1. EEPROM M apping and Customer Configuration Parameters

Table 5: EEPROM M apping

| EEPROM Addressed <br> (Hex) | Description |
| :---: | :--- |
| $0000-$ DFFF | Download firmware, starting at address 0x0000 <br> Note: Firmware size may be smaller. <br> IM PORTANT: Do not write in the range: (end of firmware):0xDFFF |
| E000-F77F | Unused. Reserved. |
| F780-F7FF | ATE Calibration Parameters. See 4.19 for details |
| F800-FBFF | Reserved. |
| FC00-FFFF | Customer configuration parameters. See Table 6 for details. |

Table 6: EEPROM Addresses for Customer Configuration Parameters

| EEPROM @ (Hex) | Size | V ariable Name | Description |
| :---: | :---: | :---: | :---: |
| FCOO | UINT16 | M inFrequencyScan | Freq Range M inimum Bound: 16 -bit value of $2 * \mathrm{M} \mathrm{Hz}$ value of $2 \times \mathrm{M}$ inFrequencyScan ( MHz ) |
| FC02 | UINT16 | M axFrequencyScan | Freq Range $M$ aximum Bound: 16 -bit value of $2 x$ MaxFrequencyScan (M Hz) |
| FC04 | UINT8 | Frequency Range | Frequency Range Option: 09: $3300 \mathrm{M} \mathrm{Hz}-3800 \mathrm{M} \mathrm{Hz}$ 08: $2700 \mathrm{M} \mathrm{Hz}-3500 \mathrm{M} \mathrm{Hz}$ 07: $1800 \mathrm{M} \mathrm{Hz}-2700 \mathrm{M} \mathrm{Hz}$ 06: 698M Hz-2700M Hz 05: $1040 \mathrm{M} \mathrm{Hz}-2080 \mathrm{MHz}$ 04: $520 \mathrm{M} \mathrm{Hz}-1040 \mathrm{M} \mathrm{Hz}$ 03: $225 \mathrm{MHz}-960 \mathrm{MHz}$ 02: $260 \mathrm{MHz}-520 \mathrm{M} \mathrm{Hz}$ 01: $225 \mathrm{MHz}-260 \mathrm{M} \mathrm{Hz}$ |
| $\begin{aligned} & \hline \text { FCO5 } \\ & \text { FCOF } \end{aligned}$ |  | Reserved | Reserved (DO NOT CHANGE VALUES) |
| FC10 | UINT8 | SemM easBW _M Hz | See Table 10 and Table 25 for details. |
| FC11 | INT8 | LowerSemFreqA_M Hz | See Table 10 and Table 25 for details. |
| $\begin{aligned} & \hline \mathrm{FC} 12 \\ & \mathrm{FC} 14 \\ & \hline \end{aligned}$ |  | Reserved | Reserved (DO NOT CHANGE VALUES) |
| FC15 | UINT8 | Duty Cycle Feedback M ode | Adapt M ode <br> $00=$ Duty Cycle Feedback OFF (Default State) <br> 01 = Duty Cycle Feedback ON (Not recommended for TDD <br> applications) |
| FC16 |  | Reserved | Reserved (DO NOT CHANGE VALUE) |
| FC17 | INT 16 | RFFB Reference Offset | RFFB PMU Reference offset in dBN. $\mathrm{dBm}=3.0$ 1$^{*} \mathrm{dBN} / 1024$. See Table 21for details. |
| FC19 | INT 16 | RFIN Reference Offset | RFIN PM U Reference offset in dBN. $\mathrm{dBm}=3.01^{*} \mathrm{dBN} / 1024$. See Table 21 for details. |
| FC1B | INT 16 | MaxPW RCalParameter1A (RFFB Max PWRA) | 16 -bit signed value of maximum Power A mplifier output power calibration parameter 1at frequency A . M aximum RFFB RM S power level for the smooth mode calibration at frequency A. Used by the GUI to determine the operation M ode: $00=$ Optimized Correction M ode. Other values = Smooth Adaptation M ode. |
| FC1D | UINT8 | MaxPW RCalParameter2A (RFIN AGC Index A = PDET) | 8 -bit value of maximum Power Amplifier output power calibration parameter 2 at frequency A . <br> Coarse PDET Attenuation Index between 0 and 15 . See section 4.110 for PDET temperature compensation. |
| FCIE | INT 16 | M axPW RCalParameter3A (IC Temp A) | 16 -bit value of maximum Power Amplifier output power calibration parameter 3 (IC Temp) at frequency A |
| FC20 | UINT8 | MaxPW RCalParameter4A (Corr VGA Index A) | 8-bit value of maximum Power Amplifier output power calibration parameter 4 at frequency $A$ CORR VGA Index. Valid values are $\{0,1,2,3\}$. |
| FC21 | UINT8 | M axPW RCalParameter5A (PDET DC offset DAC Index A) | 8 -bit value of maximum Power Amplifier output power calibration parameter 5 at frequency A. <br> PDET DC offset DAC. Integer between 0 and 15. |
| FC22 |  | Reserved | Reserved (DO NOT CHANGE VALUES) |
| FC23 | UINT8 | TDD Duty Cycle Factor \% | Duty cycle of TDD waveform for PMU measurements. See Table 21for details. |


| EEPROM @ (Hex) | Size | V ariable Name | Description |
| :---: | :---: | :---: | :---: |
| FC24 | UINT8 | PDET Temperature Compensation Flag | 8-bit value of PDET Temperature Compensation Flag $0=$ Enabled (Default). PDET is adjusted based on internal gain fluctuation over temperature 1 = Disabled. <br> See section 4.110 for PDET temperature compensation details. |
| $\begin{aligned} & \hline \text { FC25 } \\ & \text { FC2E } \\ & \hline \end{aligned}$ |  | Reserved | Reserved (DO NOT CHANGE VALUES) |
| FC2F | UINT8 | Upper Freeze Threshold | A daptation Upper Freeze Threshold. Default 2 for 6dB. See section 3.2.1for details. |
| FC30 | UINT8 | Lower Freeze Threshold | A daptation Lower Freeze Threshold. Default 5 for 15dB. See section 3.2.1for details. |
| $\begin{aligned} & \hline \text { FC31 } \\ & \text { FC36 } \\ & \hline \end{aligned}$ |  | Reserved | Reserved (DO NOT CHANGE VALUES) |
| FC37 | UINT8 | M axPW RCalParameter6A | 8-bit value of maximum Power Amplifier output power calibration parameter 6 at frequency A <br> Fine PDET Attenuation Index between 0 and 15 . |
| FC38 | UINT8 | M axPW RCalParameter7A | 8 -bit value of maximum Power Amplifier output power calibration parameter 7 at frequency $A$ |
| $\begin{aligned} & \hline \text { FC39 } \\ & \text { FC50 } \\ & \hline \end{aligned}$ | 24 UINT8 | M axPW RCalParameter8A | 24 8-bit values of maximum Power Amplifier output power calibration parameter 8 at frequency A |
| FC51 | INT16 | MaxPW RCalParameter9A (RFIN Max PWRA) | 16 -bit signed value of maximum Power Amplifier output power calibration parameter 9 at frequency A |
| FC53 | UINT16 | MaxPW RCalParameter10A (Center Freq A) | 16-bit signed value of maximum Power Amplifier output power calibration parameter 10 at frequency A; <br> LO Freq(M Hz) $=\mathrm{M}$ axPW RCalParameter10A* 0.5 M Hz |
| FC55 | INT 16 | MaxPW RCalParameter1B (RFFB M ax PW RB) | 16 -bit signed value of maximum Power Amplifier output power calibration parameter lat frequency $B$ |
| FC57 | UINT8 | MaxPW RCalParameter2B (RFIN AGC Index B) | 8-bit value of maximum Power Amplifier output power <br> calibration parameter 2 at frequency B <br> Coarse PDET A ttenuation Index between 0 and 15. |
| FC58 | INT16 | MaxPW RCalParameter3B (IC Temp B) | 16-bit value of maximum Power Amplifier output power calibration parameter 3 at frequency $B$ |
| FC5A | UINT8 | M axPW RCalParameter4B (Corr VGA Index B) | 8-bit value of maximum Power Amplifier output power calibration parameter 4 at frequency $B$ CORR VGA Index. Valid values are $\{0,1,2,3\}$. |
| FC5B | UINT8 | M axPW RCalParameter5B (PDET DC offset DAC Index B) | 8-bit value of maximum Power Amplifier output power calibration parameter 5 at frequency B. <br> PDET DC offset DAC. Integer between 0 and 15 . |
| FC5C | INT 16 | MaxPW RCalParameter9B (RFIN Max PW R B) | 16 -bit signed value of maximum Power A mplifier output power calibration parameter 9 at frequency B |
| FC5E | UINT16 | MaxPW RCalParameter10B (Center Freq B) | 16-bit signed value of maximum Power A mplifier output power calibration parameter 10 at center frequency B. <br> 16 -bit value of $2 * \mathrm{M} \mathrm{Hz}$ value of $2 \times$ Center Frequency B ( MHz ) |
| FC60 | UINT8 | PDET PA Gain Compensation Flag | 8 -bit value of PDET PA Gain Compensation Flag $0=$ Enabled (Default), $1=$ Disabled. PDET is adjusted based on PA gain fluctuation over temperature. It is assumed that the PA output AGC is done before RFIN. <br> See section 4.110 for PDET PA Gain compensation details. |
| FC61 |  | Reserved | Reserved (DO NOT CHANGE VALUES) |
| FC62 | UINT8 | Guard Band | Configurable guard band to make sure in-band signal doesn't get used for coefficient adaptation as this will negatively impact the performance. See Table 10 for details |
| FC63 | UINT8 | M axPW RCalParameter6B | 8-bit value of maximum Power Amplifier output power <br> calibration parameter 6 at frequency $B$ <br> Fine PDET Attenuation Index between 0 and 15. |


| EEPROM @ (Hex) | Size | V ariable Name | Description |
| :---: | :---: | :---: | :---: |
| FC64 | UINT8 | M axPW RCalParameter7B | 8-bit value of maximum Power Amplifier output power calibration parameter 7 at frequency B |
| $\begin{aligned} & \hline \text { FC65 } \\ & \text { FC7C } \end{aligned}$ | 24 UINT8 | M axPW RCalParameter8B | 24 8-bit values of maximum Power Amplifier output power calibration parameter 8 at frequency $B$ |
| $\begin{aligned} & \text { FC7D } \\ & \text { FCAE } \\ & \hline \end{aligned}$ | 50 INT8 | M axPW RCalCoeffA | 508 -bit values of maximum Power A mplifier output power calibration Coefficients at frequency A |
| $\begin{aligned} & \hline \text { FCAF } \\ & \text { FCEO } \end{aligned}$ | 50 INT8 | M axPW RCalCoeffB | 50 8-bit values of maximum Power A mplifier output power calibration Coefficients at frequency B |
| $\begin{aligned} & \hline \text { FCE1 } \\ & \text { FCEC } \\ & \hline \end{aligned}$ |  | Reserved | Reserved (DO NOT CHANGE VALUES) |
| FCED | UINT8 | PLL Ref Divider | See Table 8 for details |
| FCEE | UINT8 | PLL Output Divider | See Table 8 for details |
| FCEF | UINT8 | PLL Feedback Divider | See Table 8 for details |
| FCFO | INT8 | LowerSemFreqB_M Hz | See Table 10 and Table 25 for details. |
| FCF1 | INT8 | UpperSemFreqA_M Hz | See Table 10 and Table 25 for details. |
| FCF2 | INT8 | UpperSemFreqB_M Hz | See Table 10 and Table 25 for details. |
| FCF3 | INT16 | SemB_HighThrsld | See Table 10 and Table 25 for details. |
| FCF5 | UINT16 | Power Change Detection Integration Time | Power change detection integration time in 50 microsecond units. Default $=1000(50 \mathrm{~ms})$. See section 1 for details. |
| $\begin{aligned} & \text { FCF7 } \\ & \text { FD3A } \end{aligned}$ |  | Reserved | Reserved (DO NOT CHANGE VALUES) |
| FD3B | UINT8 | CCDF M ode | See <br> Table 22 for details. |
| $\begin{aligned} & \hline \text { FD3C } \\ & \text { FD5D } \end{aligned}$ |  | Reserved | Reserved (DO NOT CHANGE VALUES) |
| FD5E | UINT8 | Linearizer Operation M ode | Linearizer Operation M ode. Unsigned 8-bit value. See Table 10 for details. <br> = 0 : Normal Cost Function. <br> = 1: Use SEM Range $A$ and range $B$ defined above <br> $=2$ : Use SEM ranges $A$ and $B$ with weighting factors |
| $\begin{aligned} & \hline \text { FD5F } \\ & \text { FD93 } \\ & \hline \end{aligned}$ |  | Reserved | Reserved (DO NOT CHANGE VALUES) |
| FD94 | UINT8 | Lower NOOB W eight Factor | NOOB/ FOOB ratio for lower side of carrier. See Table 10 for details. |
| FD95 | UINT8 | Upper NOOB W eight Factor | NOOB/ FOOB ratio for upper side of carrier. See Table 10 for details. |
| $\begin{aligned} & \hline \text { FD96 } \\ & \text { FD9E } \end{aligned}$ |  | Reserved | Reserved (DO NOT CHANGE VALUES) |
| FD9F | UINT16 | Power Change Detection Delta | Power change detection delta in 0.25 dB units. Default $=3$ ( 0.75 dB ). See section 1 for details. |
| FDA1 | UINT8 | Duty Cycle FSA Enable Flag | 0 : Duty Cycle is enabled at the end of CAL. <br> $>0$ : duty cycle is enabled 10 seconds after entering TRACK. |
| $\begin{aligned} & \hline \text { FDA2 } \\ & \text { FFA3 } \\ & \hline \end{aligned}$ |  | Reserved | Reserved (DO NOT CHANGE VALUES) |
| FDA4 | UINT16 | Power Step Down Iteration Count | Aggressiveness of reaction on power steps down. $0=$ default behavior is 400 iterations of FSA 2 . $>0$ : Number of adaptation iterations. See section 4.15 for details. |
| $\begin{aligned} & \hline \text { FDA6 } \\ & \text { FDA8 } \end{aligned}$ |  | Reserved | Reserved (DO NOT CHANGE VALUES) |


| EEPROM @ (Hex) | Size | V ariable Name | Description |
| :---: | :---: | :---: | :---: |
| FDA9 | UINT16 | Power Step Up Iteration Count | A ggressiveness of reaction on power steps up. $0=$ default behavior is 400 iterations of FSA 2. <br> $>0$ : Number of adaptation iterations. See section 4.15 for details. |
| FDAB |  | Reserved | Reserved (DO NOT CHANGE VALUES) |
| FDAC | UINT8 | GaN PA M ode enable | Enables special behavior to optimize performance with GaN PAs $0 \text { = LDM OS PAs (Default) }$ <br> $>0$ : GaN Pas. Firmware parameters optimized for GaN PAs. <br> See section 3.2.1 for details. |
| $\begin{aligned} & \hline \text { FDAD } \\ & \text { FDB2 } \end{aligned}$ |  | Reserved | Reserved (DO NOT CHANGE VALUES) |
| FDB3 | UINT8 | ATE Calibration Offset Zone W ritten | Parameter used to determine if ATE calibration Offsets were written in EEPROM or OTP <br> $=0 \times A 5$ : Cal offset data written to EEPROM <br> Otherwise: data is not in EEPROM and needs to be copied from OTP to EEPROM if redoing smooth calibration is not an option. See 4.19 for details. |
| FDB4 FFFE |  | Reserved | Reserved (DO NOT CHANGE VALUES) |
| FFFF | UINT8 | Checksum | Checksum = M odulo256(SUM (FC00 ':FFFE)) |

IM PORTANT
a) 16 -bit values are little-endian.
b) Address 0xFFFF checksum = M odulo256(SUM (FC00:FFFE))

If the checksum does not match, the firmware will issue an error 3

### 4.11. Frequency Range Configuration

## Table 7: SC 1894 Frequency Ranges

| Frequency Range | Guaranteed Frequency Ranges ${ }^{1}$ <br> GUI Frequency Band Select Options |  | Frequency Ranges A vailable <br> for Experimental Testing |  |
| :---: | :---: | :---: | :---: | :---: |
| Range Index | M in Freq | M ax Freq | M in Freq | M ax Freq |
| 01 | 225 | 260 | 130 | 260 |
| 02 | 260 | 520 | 260 | 520 |
| 03 | 225 | 960 | 130 | 1040 |
| 04 | 520 | 1040 | 520 | 1040 |
| 05 | 1040 | 2080 | 1040 | 2080 |
| 06 | 698 | 2700 | 520 | 3049 |
| 07 | 1800 | 2700 | 1616 | 3049 |
| 08 | 2700 | 3500 | 2666 | 4200 |
| 09 | 3300 | 3800 | 3191 | 4200 |

1 Operation outside these frequency ranges is not guaranteed.

### 4.12. External Clock Configuration

Table 8 defines the different EEPROM parameters that need to be configured to support the following clock standard system clock rates: $10 \mathrm{MHz}, 13 \mathrm{MHz}, 15.36 \mathrm{MHz}, 19.2 \mathrm{MHz}, 20 \mathrm{MHz}, 26 \mathrm{MHz}$, and 30.72 MHz .

Table 9 defines the different configuration values for these parameters.

## Table 8: External Clock Configuration EEPROM Parameters

| EEPROM at (Hex) | Size | V ariable Name | Description |
| :---: | :---: | :---: | :---: |
| FCED | UINT8 | PLL Ref Divider | PLL Reference Divider to be configured for external clock with system clock rates $=10 \mathrm{M} \mathrm{Hz}, 13 \mathrm{M} \mathrm{Hz}, 15.36 \mathrm{M} \mathrm{Hz}, 19.2 \mathrm{M} \mathrm{Hz}, 20 \mathrm{M} \mathrm{Hz}, 26 \mathrm{M} \mathrm{Hz}$, and 30.72 MHz . See Table 9 for detailed configuration. |
| FCEE | UINT8 | PLL Output Divider | PLL Output Divider to be configured for external clock with system clock rates $=10 \mathrm{M} \mathrm{Hz}, 13 \mathrm{M} \mathrm{Hz}, 15.36 \mathrm{M} \mathrm{Hz}, 19.2 \mathrm{M} \mathrm{Hz}, 20 \mathrm{M} \mathrm{Hz}, 26 \mathrm{M} \mathrm{Hz}$, and 30.72 M Hz . See Table 9 for detailed configuration. |
| FCEF | UINT8 | PLL Feedback Divider | PLL Feedback Divider to be configured for external clock with system clock rates $=10 \mathrm{M} \mathrm{Hz}, 13 \mathrm{M} \mathrm{Hz}, 15.36 \mathrm{M} \mathrm{Hz}, 19.2 \mathrm{M} \mathrm{Hz}, 20 \mathrm{M} \mathrm{Hz}, 26 \mathrm{M} \mathrm{Hz}$, and 30.72 MHz . See Table 9 for detailed configuration. |

Table 9: External Clock Configuration values

| Clock Rate | PLL Ref Divider | PLL Output Divider | PLL Feedback Divider |
| :---: | :---: | :---: | :---: |
| 10 | 20 | 1 | 34 |
| 13 | 26 | 1 | 41 |
| 15.36 | 30 | 2 | 38 |
| 19.2 | 38 | 2 | 43 |
| 20 | 0 | 0 | 0 |
| 26 | 52 | 4 | 45 |
| 30.72 | 62 | 4 | 48 |

### 4.13. W ideband Optimization Customer Configuration Parameters

 The following parameters can be used to optimize wideband performances.
## Table 10: W ideband Performance EEPROM Parameters

| EEPROM @ (Hex) | Size | V ariable Name | Description |
| :---: | :---: | :---: | :---: |
| FC10 | UINT8 | SemM easBW_M Hz | 2*BandW idth over which spectral emission is measured for adaptation. Unsigned 8-bit value. |
| FC11 | INT8 | LowerSemFreqA_M Hz | 2*Lower Offset A in M Hz from the lower edge of the signal for adaptation. Signed 8-bit value. |
| FC62 | UINT8 | Guard Band | Frequency band between the carrier edge (defined by the 24 dBc signal bandwidth) and the IM D measurement region used for adaptation. <br> $0=20 \%$ of the signal bandwidth is used (Default) <br> Other value $X=\sim X * 0.5 \mathrm{M} \mathrm{Hz}$ is used ( $1=0.5 \mathrm{M} \mathrm{Hz}, 2=1 \mathrm{MHz}, 3$ $=1.5 \mathrm{MHz}, 4=2 \mathrm{MHz}_{\text {, etc }} .$. ) <br> Signal bandwidth is defined by the -24 dBc points. The actual in-band signal bandwidth might be wider and it is critical to careful configure the guard band to avoid using in-band signal for the adaptation as this will negatively impact the performance. |
| FD94 | UINT8 | Lower NOOB W eight Factor | NOOB/ FOOB ratio for lower side of carrier |
| FD95 | UINT8 | Upper NOOB W eight Factor | NOOB/ FOOB ratio for upper side of carrier |
| FCFO | INT8 | LowerSemFreqB_M Hz | 2*Lower Offset B in M Hz from the Lower edge of the signal for adaptation. Signed 8-bit value. |
| FCF1 | INT8 | UpperSemFreqA_M Hz | 2*Lower Offset A in M Hz from the Upper edge of the signal for adaptation. Signed 8-bit value. |
| FCF2 | INT8 | UpperSemFreqB_M Hz | 2*Lower Offset B in M Hz from the Upper edge of the signal for adaptation. Signed 8-bit value. |
| FD5E | UINT8 | Linearizer Operation M ode | Linearizer Operation M ode. Unsigned 8-bit value. =0: Normal Cost Function. <br> = 1: Use SEM Range $A$ and range $B$ defined above. <br> $=2$ : Use SEM ranges $A$ and $B$ with weighting factors |

By default (value of " 0 "), the Guard Band is set to $20 \%$ of the signal bandwidth. This default configuration is optimal for IMD5 performance optimization of contiguous carriers with signal bandwidth greater than 40 M Hz . For non-contiguous carriers or for close-in IM D optimization, it is recommended to try different options.

W ith Linearizer Operation M ode $=1$, Table 10 and Figure 9 illustrate a setting example for the SEM parameters with two LTE 10 M Hz waveform separated by 60 M Hz .

Linearizer Operation M ode $=2$ uses the SEM ranges $A$ and $B$ as with linearizer operation mode $=1$, but adds the use of weighting factors. The range of distortion defined by the A SEM parameters (e.g., UpperSemFreqA_M Hz) is referred to as Near Out of Band distortion (NOOB). The range of distortion defined by the $\bar{B}$ SEM parameters (e.g., UpperSemFreqB_MHz) is referred to as Far Out Of Band distortion (FOOB). It is possible to weight the ratio of NOO $\bar{B} /$ FOOB so as to cause the SC1894 to favor correction of NOOB over FOOB. In Linearizer Operation M ode $=0$ or 1 , all distortion is weighted equally and the linearizer does not try harder to correct distortion in some regions than others. There may be cases where one wants the linearizer to put more effort into correcting distortion very close to the carrier to meet some mask specification, for example. Or, one may want the linearizer to focus on just one side of the carrier and ignore the other side; for example, if a filter present in the system means that
linearization is only required on one side of the carrier. The NOOB weight factor parameters provide this flexibility. The default value of the NOOB weight factors is 40 . Hence the NOOB is weighted 40X more heavily than the FOOB. This effectively causes the linearization algorithm to ignore the FOOB.

Note that even if Linearizer Operation M ode =1or 2, the linearizer acts as if the mode is 0 if adaptation is in the FSA 0 or FSA 1stages. The mode setting of 1 or 2 will take effect during FSA2 and TRACK.


Figure 9: Example of SEM Setting for W ideband M ode for Two Separated LTE 10M Hz Carriers

Table 11: SEM Parameters or W ideband M ode or Two Separated LTE 10 M Hz Carriers

| Variable Name | Value |
| :---: | :---: |
| SemMeasBW_M Hz | $20=10 \mathrm{M} \mathrm{Hz}$ |
| LowerSemFreqA_M Hz | $3=1.5 \mathrm{M} \mathrm{Hz}$ |
| LowerSemFreqB_M Hz | $-43=-215 \mathrm{M} \mathrm{Hz}$ |
| UpperSemFreqA_M Hz | $3=1.5 \mathrm{M} \mathrm{Hz}$ |
| UpperSemFreqB_M Hz | $-43=-215 \mathrm{M} \mathrm{Hz}$ |

### 4.14. M eeting Spectral Emission Limits Very Close to Carrier

 If a particular SEM specification requires that distortion very close to the carrier be reduced more than it is with the default settings, then use of the Wideband Optimization customer configuration parameters may help to achieve the required specification. One example is the so-called FCC Band 41 Block Edge specification which requires spectral emissions be below -13dBm/ M Hz at a point 1 M Hz from the edge of the carrier.W ith a relatively wideband carrier such as 20 M Hz , changing the Guard Band parameter from the default setting may help. The default setting is for the guard band region to be $20 \%$ of the carrier bandwidth. For 20 M Hz carriers, this means that the distortion in the 4 M Hz region on either side of the carrier is ignored. There will be some reduction of the distortion at 1 M Hz offset due to the linearizer acting on the IM 3 distortion that it is considering, but potentially more reduction can be achieved at the 1 M Hz offset point by reducing the guard band region. It is not a good idea to use a value of 1 since carrier power may be inadvertently included in the distortion, but a value of 2 should be safe. Each unit represents approximately 0.5 M Hz . The guard band is illustrated in Figure 10.

Guard Band

1. Used in CAL and FSA1 for linearize mode 1 and 2
2. Used in CAL, FSA and Track in linearize mode 0


Figure 10: Guard Band

For a narrowband carrier, such as 5 M Hz , the carrier power is now contained within $1 / 4$ the bandwidth meaning the ACLR1 has to be 6 dB better than for the 20 M Hz carrier to achieve the same absolute power
density at a 1 M Hz offset. For a narrowband carrier, changing the Guard Band parameter will likely not help, but the Linearizer Operation M ode setting of 2 may help. Setup the NOOB and FOOB regions using the SEM parameters and experiment with the NOOB weighting factors to heavily weight the NOOB. Figure 11 illustrates the regions of spectrum that are defined as NOOB and FOOB. NOOB and FOOB both have a width of $2 *$ SemM easBW_M Hz (M Hz).

The Upper NOOB starting frequency is defined by the 2*UpperSemFreqA_M Hz parameter and the Upper FOOB starting frequency is defined by the $2 *$ UpperSemFreqB_M Hz parameter.

The Lower NOOB starting frequency is defined by the $2 *$ LowerSemFreqA_M Hz parameter, and the lower FOOB starting frequency defined by the 2*LowerSemFreqB_M Hz parameter.

SEM Setting for Adaptation Ranges
Only use with Linearizer Mode 1 and 2
During FSA2 and TRACK


Figure 11: NOOB and FOOB Definitions

The starting frequency of NOOB defines the guard band during the period when linearize mode 0 is not being used. So during the period that linearize mode 1or 2 is used, the Guard Band parameter is ignored. It is of course necessary to set the NOOB starting frequency close to the carrier if one is trying to reduce close-in distortion. Ultimately, the customer will need to determine empirically what settings give the best results in their particular setup, but a suggested starting point that gives good performance with both 5 M Hz and 20 M Hz LTE carriers is as follows:

SemM easBW_M Hz = $10(5 \mathrm{MHz})$
LowerSemFreqA_M Hz=2(1M Hz)
LowerSemFreqB_M Hz $=12(6 \mathrm{MHz})$
UpperSemFreqA_M Hz $=2(1 \mathrm{MHz})$
UpperSemFreqB_M Hz $=12(6 \mathrm{MHz})$
Linearizer Operation M ode $=2$
Guard Band = 2
Upper NOOB W eight Factor $=0$ (use default of 40)
Lower NOOB W eight Factor $=0$ (use default of 40)

W hen measuring compliance against an SEM spec, make sure the spectrum analyzer noise floor is not affecting the measurement. Set the attenuation in the front end of the SA to the minimum value that can be used given the dynamic range of the signal. M ake use any preamp in the front end of the SA if available to further help with the instrument noise floor.

### 4.15. A ggressiveness of Re-adaptation on Power Steps

It was determined that for some PA's the re-adaptation on power steps (up or down) needs to be more aggressive in order to avoid being trapped in local minima of the cost surface.
As shown in Figure 12, the adaptation iteration counter represents the adaptation state:

- $0<$ Counter < 300: CAL state
- $300 \leq$ Counter <1100: FSA 1state
- $1100 \leq$ Counter <2100: FSA 2 state
- $2100 \leq$ Counter:TRACK state

From CAL to TRACK, the adaptation goes from the most aggressive to the least aggressive.
The two EEPROM parameters defined in Table 12 allows setting the adaptation iteration counter to an earlier state with more aggressive re-adaptation.


Figure 12: Aggressiveness on Power Steps

## Table 12: EEPROM Parameters or A ggressiveness of Re-adaptation n Power

 Steps| EEPROM @ (Hex) | Size | Variable Name | Description |
| :---: | :--- | :--- | :--- |
|  |  |  | Adaptation Iteration counter on power steps down. <br> $0=$ default behavior is iteration counter of 1700 (so <br> 400 iterations of FSA2) |
| FDA4 | UINT16 | Power Step-Down Iteration Count |  |
| FDA9: Number of adaptation iteration counter |  |  |  |$|$| Aggressiveness of reaction on power steps up. $0=$ |
| :--- |
| default behavior is iteration counter of 1700 (so 400 |
| iterations of FSA 2) |
| $>0:$ Number of adaptation iteration counter |

### 4.16. Power Change Detection Trigger Parameters

The firmware is continuously monitoring the RM S power of the RFFB signal in order to detect a change in the power level. The coefficients for a given power level may be completely invalid for a different power level so if power changes, some action must be taken. This includes running some FSA adaptation iterations, and for power steps up, loading max power coefficients. The trigger for detection of a power change is determined by two factors: the measurement integration time, and the amount of change in power level. The default values are 50 ms for integration time, and 0.75 dB for the change or delta. In some cases, particularly with LTE waveforms that have very dynamic traffic (resource block utilization), the power change detection mechanism can be triggered so frequently that overall correction performance suffers. It may be beneficial, in such cases, to make the trigger less sensitive. The two power change detection parameters can be used to configure the trigger sensitivity. For example, integrating over 100 ms rather than 50 ms will make the trigger less sensitive to short-term variations in RB utilization.
Table 13: Power Change Detection Trigger Parameters

| EEPROM @ <br> (Hex) | Size | Variable Name | Description |
| :---: | :---: | :---: | :---: |
| FCF5 | UINT16 | Power Change Detection Integration |  |
| Time | Power change detection integration time in 50 <br> microsecond units. Default $=1000(50 \mathrm{~ms})$. |  |  |
| FD9F | UINT16 | Power Change Detection Delta | Power change detection delta in 0.25 dB units. <br> Default $=3(0.75 \mathrm{~dB})$. |

### 4.17. Lower Freeze Threshold

There is an EEPROM parameter provided for controlling over what range of PA output power the SC 1894 actively adapts its linearization coefficients. This is the Lower Freeze Threshold. This parameter is defined relative to the max calibrated power level, and is in units of 3 dB . For example, a value of 5 corresponds to a 15 dB backoff with respect to the max calibrated power. If the PA output power is below the Lower Freeze Threshold, then adaptation is immediately frozen. Frozen adaptation means that the linearization coefficients are fixed at their last values. This means, for example, that if the SC 1894 is reset when the PA output power is below the lower freeze threshold, the adaptation will not start, the coefficients will therefore be stuck at their initial zero values and no correction of the PA distortion will occur.
The reason for including the Lower Freeze Threshold is that with LDM OS transistors, the non-linear distortion usually decreases significantly the more the PA output power is reduced. At more than 15 dB backoff, the distortion is usually low enough that the linearization coefficients become very small. There is no real need to continue adapting them with so little distortion present. Freezing the adaptation also
eliminates any fluctuation in the corrected distortion. W ith GaN transistors, the distortion at backoff can be still high and there is usually a need to actively adapt at lower power levels than is necessary with LDM OS transistors. For this reason, when GaN PA M ode is enabled, the default setting for the Lower Freeze Threshold is changed to 7 from 5 lowering the level to -21 dB from -15 dB .

### 4.18. GaN PA M ode Optimization

A lot of work was done with GaN PA and the two most significant differences between GaN and LDM OS PAs as far as firmware operation is concerned are
1 Increasing non-linearity at high back-off
2. Gain expansion in back-off.

W hereas LDM OS PA s typically have very little non-linearity at high back- off ( $>15 \mathrm{~dB}$ from $\mathrm{P}_{\mathrm{MAX}}$ ), to the extent that SC1894 output could be disabled, GaN PA can have significant distortion at such high backoffs, possibly more than at higher power levels. Furthermore, for LDM OS PAs, the gain of the PA is independent of output power level, at least to a first approximation, but it is common to see the gain of a GaN PA increase > 3dB at 10 dB back-off for example.
The Volterra series correction signal is generated by the Correction Block (CORR) of the SC1894. A simplified block diagram is shown in Figure 13 . The elements affected by GaN PA behavior are shown in red.


Figure 13: SC1894 Correction Path Block Diagram

To help with GaN PA performance, it is recommended to first enable GaN PA M ode. See Table 14 for details.
Table 14: GaN PA M ode EEPROM Parameter

| EEPROM Address <br> (Hex) | Size/ Access | Variable Name | Description |
| :---: | :---: | :---: | :--- |
| FDAC | UINT8 | GaN PA M ode Enable | Enables special behavior to optimize performance with GaN PA <br> $0=$ LDM OS PAs (Default) <br> $>0:$ GaN PA. Firmware parameters optimized for GaN PA. |

IM PORTANT: W henever the state of this parameter is changed between zero and non-zero, it is required to redo the Smooth M ode calibration.

The following list summarizes the effects of GaN PA M ode Enable $=1$ versus LDM OS PA mode (GaN PA M ode Enable $=0$ )
1 Power Step-Down Iteration Count and Power Step-Up Iteration Count default settings are changed to 301 instead of 1700 . See Section 5 for details.
2. Default Lower Freeze Threshold is changed to 7 , instead of 5 , to enable adaptation at high back-off
3. Default EDET AGC Index Offset is changed to -2 instead of 0 .
4. Default dynamic PDET and EDET DC offsets are changed to -30 and -30, respectively, instead of -40 and -70 .

### 4.19. Transfer ATE Calibration parameters from OTP to EEPROM

Parts were originally shipped with ATE calibration parameters programmed in OTP. These ATE calibration parameters will affect the smooth mode calibration parameters. So to support parts already shipped to the field that can't have the smooth mode calibration re-done, a new special SPI command was created to copy OTP content to EEPROM .
The EEPROM parameter defined in Table 15 will allow one to determine whether or not the ATE calibration parameters are present in EEPROM. If they are not present, then the ATE calibration parameters are in the OTP and need to be transferred using the Special SPI command described in
Table 17.
Table 15: ATE Calibration Offset Zone W ritten EEPROM Parameter

| EEPROM Address <br> (Hex) | Size/ Access | Variable Name | Description |
| :---: | :---: | :---: | :--- |
|  |  |  | Parameter used to determine if A TE calibration Offsets were <br> written in EEPROM or OTP <br> $=0 \times A 5:$ Cal offset data written to EEPROM |
| FDB3 | UINT8 | ATE Calibration Offset <br> Zone W ritten | Otherwise: data is not in EEPROM and needs to be copied from <br> OTP to EEPROM , if redoing smooth calibration is not an option. <br> See <br> Table 17 for Special SPI Command. |

Table 16: EEPROM Addresses for ATE Calibration Parameters

| EEPROM @ (Hex) | Size | V ariable Name | Description |
| :---: | :---: | :---: | :---: |
| F780-F7B3 |  | Reserved | Reserved (DO NOT CHANGE VALUES) |
| F7B4 | UINT16 | Temperature Offset | Temperature Offset $0=\text { default }=283$ <br> $>0$ : Offset value <br> If withTemp Offset=0, the IC temperature is Temp_IC while the expected Temp IC is Exp_Temp_IC, then set Temp_Offset $=283+$ Temp_IC - Exp_Temp_IC |
| F7B6-F7FF |  | Reserved | Reserved (DO NOT CHANGE VALUES) |

## Table 17: OTP to EEPROM Transfer Special SPI Command

| Message (Hex) | Reply (Hex) | Command Name | Description |
| :---: | :---: | :---: | :--- |
| 10 FB 0000 | 90 fb 0000 | OTP to EEPROM Transfer | Copies 128 bytes of OTP to ATE Calibration Offset Zone of <br> EEPROM |

Exact steps to transfer ATE calibration parameters from OTP to EEPROM
1 Read ATE Calibration Offset Zone W ritten parameter
2. If $=0 \times A 5$, then done, else go to next step.
3. Unlock EEPROM
4. Issue OTP to EEPROM Transfer Special SPI command
5. Once valid command response is read, then Reset SC1894
6. Lock EEPROM

### 4.110. Smooth M ode Temperature and Gain Compensation

## Discussion

This section describes the Custom configuration parameters in the EEPROM that can be adjusted to compensate for PA gain and RFPAL internal gain variation over temperature. The EEPROM addresses of these different parameters are in found in Table 6.
IM PORTANT: These temperature compensation methods only apply to Smooth M ode operation
(smooth mode system calibration is performed in the factory at maximum power).
SC1894 internal temperature compensation algorithms assume that the PA output power is held constant by changing the RFIN input signal using the transmit system modulator ALC or transceiver ALC.
The PDET (power detector) circuit generates a signal which is proportional to the instantaneous power of the envelope. The peak voltage out of the PDET has a big impact on correction performance of the RFPAL. An attenuator within the PDET is controlled by an AGC loop to ensure that the peak voltage stays within the desired range as the RFIN level or temperature changes. The setting of this attenuator is referred to as the PDET Index. The initial PDET Index is determined during the initial calibration step by running the PDET AGC. Over temperature, PA gain and RFPAL internal gain will vary. Depending on these variations, the PA system AGC loop will adjust the RFIN level to maintain constant PA output power. As the RFIN level increases, the optimal PDET index needs to increase.
Using optimized correction mode, changes in either temperature or RFFB power level can trigger a recalibration of the PDET Index. W hen the SC1894 is actively predistorting the PA, this PDET recalibration process will result in some transient, sometimes called a pop-up. Using smooth adaptation mode, the fixed PDET index value (stored during maximum power calibration) can be gradually adjusted with any temperature and PA gain variation. There are three flag bytes described in Table 18 that control the PDET compensation in smooth adaptation mode.

Table 18: PDET Compensation Flags

| PDET Temperature <br> Compensation <br> $($ Enable $=0)$ | PDET PA Gain <br> Compensation <br> $($ Enable =0) | PDET Compensation M ode Description |
| :---: | :---: | :--- |
| 1 | 1 | Disabled. PDET is fixed regardless of temperature and system gain variation. No PA <br> Gain Compensation. |
| 0 | 1 | PDET is compensated for RFPAL internal temperature variation. The gain variation <br> of the PDET circuit over temperature is stored in a lookup table which is used to <br> keep the output level of the PDET constant over temperature. |
| 0 | 0 | Default, Recommended Setting. PDET is compensated both for RFPAL <br> temperature variation and system gain variation. |

IM PORTANT: Only use the settings included in this table.

### 4.111PDET Temperature Compensation Disabled

- PDET Temp Compensation Flag
- 1 = Disabled. Smooth M ode PDET constant over all conditions
- PDET PA Gain Compensation Flag
- 1 = Disabled. Smooth M ode PDET constant over PA gain variation

Why disable the PDET temperature compensation? When the PDET Index is adjusted for temperature variations, short degradations in ACLR correction may occur. For some applications, these short degradations in ACLR correction are not acceptable. Therefore, set the "PDET Temperature Compensation Flag" to '1' to disable the PDET index temperature compensation. Setting the PDET PA Gain Compensation Flag to ' 1 ' will disable any adjustment of the PDET index based on system gain.
Keeping both flags set to ' 1 ' will hold the smooth mode calibrated PDET value constant over all conditions. The tradeoff is that the correction performance may degrade at extreme temperatures. This amount of degradation is a function of the PA's gain and P1dB over temperature within the temperature range required. If ACLR degrades unacceptably, an alternative method for externally compensating PDET over temperature using NTC attenuators is described in the Hardware Design Guide.

### 4.1.12. Automatic PDET Temperature Compensation

- PDET Temp Compensation Flag.
- $0=$ Enabled (Default). PDET adjusted based on internal chip temperature variations.
- PDET PA Gain Compensation Flag.
- 1 = Disabled. No PDET adjustments for PA gain fluctuations.

W ith PDET Temperature Compensation Flag enabled, the PDET attenuation level is automatically adjusted for internal RFPAL variation over temperature.

### 4.113. Automatic PDET Temperature Compensation with PA Gain Compensation

Recommended configuration

- PDET Temp Compensation Flag.
- $0=$ Enabled (Default). PDET adjusted based on internal chip temperature variations.
- PDET PA Gain Compensation Flag.
- $0=$ Enabled (Default). PDET adjusted based on PA gain fluctuations.

This automatic PDET temperature compensation with PA gain compensation mode is the recommended mode, especially for PA with a large gain variation over temperature. In addition to the automatic internal gain compensation, the SC1894 also monitors the changes in PA gain using RFIN and RFFB power measurements. PDET is then additionally varied to compensate for the change in PA gain. (PA gain variation is assumed to affect the RFIN level almost exclusively as the PA output power is held constant by the system ALC.)

### 4.2. EEPROM W rite Instruction

The same procedure is used to write either to the firmware zone or the customer Configuration Parameters zone or the Advance Customer Configuration Parameters. It is recommended to write 64bytes page at a time.
The following steps must be used for SPI write to EEPROM :
1 Operate the SPI Bus at up to 4 M Hz .
2. LOADENB (pin 60) needs to be set HIGH ("1") Host is now directly communicating with the embedded EEPROM. See 0 for detailed instructions.
3. UNLOCK EEPROM.
a) Issue a W REN ( $0 \times 06$ ) command to enable write operations to EEPROM

Host Sending Opcode
b) W rite zero to STATUS register to unlock: 0100


Host Sending Opcode
4. M ake sure EEPROM is UNLOCKED by Reading STATUS register

| 05 | $X X$ |
| :--- | :--- |



Host Sending EEPROM Response Opcode

STATUS register ( XX ) is 8-bit status register (bits 7 M SB to bit 0 LSB).

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W/R | - | - | - | W/R | W/R | R | R |
| W PEN |  |  |  | BP1 | BPO | WEL | W IP |
| W / R = W ritable/ Readable. R = Read-Only |  |  |  |  |  |  |  |

- The Write-In-Process (WIP) bit indicates whether the EEPROM is busy with a write operation. When set to a ' 1 ', a write is in progress, when set to a ' 0 ', no write is in progress. This bit is read-only.
- The Block Protection (BPO and BP1) bits indicate if the EEPROM is locked or unlocked.
- BP1BP0 = 11 then EEPROM is locked
- BP1BPO $=00$ then EEPROM is unlocked

5. Issue a W REN ( $0 \times 06$ ) command to enable write operations to EEPROM


## Host Sending

Opcode
6. Issue a W RITE ( $0 \times 02$ ) command followed by the 16 -bit address to be written followed by the contents to be written into that 64-byte page. If this is the last page, it is acceptable to write less than 64-bytes.
a) A ssert the SPI chip select, SSN which is active low, and begin toggling the SCLK while driving the 24 -bit 0 p-code ( 02 command +16 bit EEPROM address) on the SDI pin.
b) The following $\mathrm{N} * 8$ clock edges clock in the N bytes of write data as shown below.
c) Following bit 0 of the last byte to be written, de-assert SSN


W ith XX YY 16-bit EEPROM address as described in Table 5 and Table 6.
IM PORTANT:
Up to 64-bytes can be written with one write instruction. Burst accesses should not cross 128-bytes page boundaries.
7. Poll the STATUS register until the W rite-In-Progress (W IP Bit 0 ) status changes from ' 1 ' (write in progress) to '0' (write completed).

$\underbrace{$| 05 | $X X$ |
| :--- | :--- |}$_{$|  Host  |
| :--- |
|  Sending Opcode  |
|  EEPROM  <br>  Response  |$}$

8. Then repeat steps 5 to 7 until all bytes are written.
9. LOCK EEPROM to disable writes to the EEPROM .
a) Issue a W REN ( $0 \times 06$ ) command to enable write operations to EEPROM

## 06

Host Sending
Opcode
b) W rite "OC" to STATUS register to lock: 010 C


Host Sending
Opcode
10. $M$ ake sure EEPROM is LOCKED by Reading STATUS register


XX is 8 -bit status register (bits 7 M SB to bit 0 LSB).

- If bit $2-3=11$, then EEPROM is locked
- If bit $2-3=00$, then EEPROM is unlocked

1 LOADENB (pin 60) needs to be set back to low (" 0 ") when done writing to EEPROM.
2. Reset using pin 49 (RESETN)

### 4.3. EEPROM Read Instruction

The same procedure is used to read either to the firmware zone or the customer Configuration Parameters zone or the Advance Customer Configuration Parameters.
The following steps must be used for SPI read to EEPROM :
1 Operate the SPI Bus at up to 4 M Hz .
2. LOADENB needs to be set high ("1").
3. Issue a READ ( $0 \times 03$ ) command followed by the 16 -bit address to be read.
a) Assert the SPI chip select, SSN, which is active-low, and begin toggling the SCLK while driving the 24 -bit Op-code ( 03 read command +16 -bit EEPROM address) on the SDI pin.
b) The following $\mathrm{N} * 8$ clock edges clock in the N bytes of write data
c) Following bit 0 of the last byte to be written, de-assert SSN


W ith XX YY 16-bit EEPROM address as described in Table 5 and Table 6.
4. LOADENB ( pin 60) needs to be set back to LOW (" 0 ") when done reading the EEPROM.

IM PO RTANT: No restrictions on Read instructions for Number of bytes to be read with one Read instruction M ust follow the setup and hold times as well as other timing requirements as described in the data sheet.

### 4.4. EEPROM Endurance

Table 19 shows the guaranteed number of EEPROM write/ erase cycles across worst case supply voltage and temperature range unless otherwise specified.
Table 19: SC1894 EEPROM Endurance

| PARAM ETER | SYM BOL | CONDITIONS | M IN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EEPROM W rite/ Erase Cycles |  |  | IM |  |  | -- |

## 5. Reading the Cost Function Variable

The cost function is measured at the RFFB input and is a scalar value proportional to A CLR measurement. The magnitude of this scalar will depend on the modulation type. M onitoring the relative change of this scalar will provide a measure of a given PA ACLR.

IM PORTANT: Averaging of the cost function value is required for more accurate measurements.
It is recommended to take at least 30 measurements to get more reliable results as follows:
1 W ait for Track. Section 3.2 for details.
2. W ait at least 5 more seconds (Strongly recommended)
3. Freeze the SC1894 adaptation. Section 3.2 for details.
4. Read 16 -bit Cost Function variable at address $0 \times 20 \mathrm{D}$ :
a) Execute a 2-byte read at address $525=0 \times 20 \mathrm{D}$
i. $\quad \mathrm{M} \mathrm{SB}$ at address: $525=0 \times 20 \mathrm{D}$
ii. LSB at address: $526=0 \times 20 \mathrm{E}$
5. Unfreeze the SC1894 adaptation. Section 3.2 for details.
6. W ait 0.2 s
7. A verage the result for improved accuracy by repeating steps 4 to 6 ( $\geq 30$ iterations).

IM PORTANT: 16-bit values read from SC1894 are in big-endian format.
To Read 16 -bit Cost V ariable at $0 \times 20 \mathrm{D}$, the following commands are exchanged over the SPI bus.
Cost function_bytes = double(rfpal_msgCmdRead(h, hex2dec('20D'), 1))
->D5 812090 \% CHK W rite Command
->C8 002800 \%RSR Read Command
<- FF FF FF 0F \%Value of 0F
->FO 002062 0D 0000 \%M RB W rite to read 2-byte from @0x20D=525
\%CHK computation. $0 \times 62+0 \times D+0+0=0 \times 6 F=111$ CHK $=\operatorname{dec} 2 h e x(255-111)=0 \times 90$
->C8 002800 \%RSR Read Command
$<$ FF FF FF FO \%V alue of FO. SC1894 response to command is ready
->FO $002800000000 \%$ MRB Read
<- FF FF FF E2 0D EA 68 \%SC 1894 Command response
->D5 812800 \%CHK Read Command
<- FF FF FF CE \%CHK from SC1894 Command response
$\%$ CHK computation. $0 \times 50+0 \times E 2+0 \times 0 \mathrm{D}+0 \times \mathrm{EA}+0 \times 68=0 \times 331 \mathrm{Mod} 256=0 \times 31=49$.
\% CHK $=\operatorname{dec} 2 h e x(255-49)=0 x C E$

Cost_function_bytes $=60008=0 \times E A 68$
Since $0 \times$ EA 68 $>$ 7FFF Then Cost $=60008-65536=-5528$
See section 9.5 for M atlab example code.

## 6. Power M easurement Unit (PM U) <br> 6.1. PM U Calibration Flow

For absolute accuracy, a one-time, single point calibration of the converted RFIN and RFFB values is required due to dependence on end system characteristics and also on the part-to-part variation of the SC 1894 boards. Different reference points are possible for both RFIN and RFFB. It is possible to calibrate the RFIN power level ( dBm ) into the RFIN coupler or into power amplifier input power level by reading from an external power meter or by applying a known power level. Similarly, the RFFB_PM U value can be calibrated into RFFB Balun or at the power amplifier output level.


Figure 14: PM U Calibration Flow

### 6.11. PM U Scratch Parameters

See section 9.6 for $M$ atlab example code.
Table 20 : Power M easurement Unit Scratch Parameters

| Scratch at (Hex) | Size/ Access | V ariable Name | Description |
| :---: | :---: | :---: | :---: |
| 037 | 16-bit R | RFIN_PeakPower_10ns | RFIN_PeakPower_10ns = RFIN Highest 10 ns average values over the 40 ms average window. <br> See section 6.2 and 6.3 for conversion to dBm value. |
| 03D | 16-bit R | RFFB_PeakPower_10ns | RFFB_PeakPower_10 ns = RFFB Highest 10 ns average values over the 40 ms average window. <br> See section 6.2 and 6.3 for conversion to dBm value. |
| 047 | 16-bit R | RFFB_MAX_40us | RFFB_M AX_40 us M aximum value over $40 \mu \mathrm{~s}$ measurement windows over 40 ms . <br> See section 6.2 and 6.3 for conversion to dBm value. |
| 049 | 16-bit R | RFFB_M IN_40us | RFFB_M IN_40us M inimum value over $40 \mu \mathrm{~s}$ measurement windows over 40 ms . <br> See section 6.2 and 6.3 for conversion to dBm value. |
| 04B | 16-bit R | RFIN_M AX_40us | RFFB_M AX_40 us M aximum value over $40 \mu \mathrm{~S}$ measurement windows over 40 ms . <br> See section 6.2 and 6.3 for conversion to dBm value. |
| 04D | 16-bit R | RFIN_M IN_40us | RFFB_M IN_40us M inimum value over $40 \mu \mathrm{~S}$ measurement windows over 40 ms . <br> See section 6.2 and 6.3 for conversion to dBm value. |
| 245 | 16-bit R | RFFB_RMS | RFFB RM S Power ( $\mathrm{dBm} / 40 \mathrm{~ms}$ ) over a 40 ms measurement window. Signed 6.10 signed Value. See section 6.2 and 6.3 for conversion to dBm value. |
| 247 | 16-bit R | RFIN_RM S | RFIN RM S Power ( $\mathrm{dBm} / 40 \mathrm{~ms}$ ) over a 40 ms measurement window. Signed 6.10 signed V alue. See section 6.2 and 6.3 for conversion to dBm value. |

IM PORTANT: Power measurements are updated every 340 ms . The measurement time is 40 ms and the coefficients are not adapted during that measurement period.

From the parameters defined in Table 21, it is possible to compute the RFIN and RFFB Peak PAR as follows:
RFIN_Peak_PAR $=$ RFIN_PeakPower_10ns - RFIN_RM S
RFFB_Peak_PAR $=$ RFFB_PeakPower_10 $\mathrm{ns}-$ RFFB_R_R $^{-}$R
See section 9.6 for $M$ atlab example code.

### 6.2. Conversion of Read PM U values to dBm values

Customers can choose to calibrate the RFIN power level ( dBm ) into any reference point with the following formula:

$$
P_{\text {RFIN }}[\text { Reference }]=\frac{\text { RFIN_PMU } * 3.01}{1024}+\text { RFIN_Reference_Offset }
$$

The RFFB power level into any reference point (RFFB ( dBm ) Balun or the power amplifier output power) can be computed as follow:

$$
P_{R F F B}[\text { Reference }]=\frac{R F F B_{-} P M U * 3.01}{1024}+\text { RFFB_Reference_Offset }
$$

The OFFSET RFIN_Reference and OFFSET ${ }_{\text {RFFB_Reference }}$ are dependent on end system characteristics and also on the board to board variation with SC1894. So a one-time calibration is required to determine the offsets.

### 6.3. TDD Considerations-O peration with < $100 \%$ Duty Cycle

The SC1889 PM U operates continuously over the measurement window-it does not discard samples which may have been taken when the PA is off. This will affect the reading for waveforms with less than $100 \%$ duty cycle as would be seen in TDD applications. For example, the PM U value read for a $50 \%$ PA on time (duty cycle) will be 3dB lower than the value with $100 \%$ duty cycle. It is straightforward to calculate the PA on time power from the PM U value as described in the following sections.

### 6.3.1 For Systems with a Fixed Rx/ Tx Duty Cycle

For systems with a fixed $R x / T x$ duty cycle, it is recommended to calibrate the PMU with the procedure above using a waveform with the same Rx/ Tx duty cycle as would be seen in the field. This is the preferred method. In this case, duty cycle factor will be included in the computed offsets as described in section 6.2.

### 6.3.2. For Systems with a V ariable Rx/Tx Duty Cycle

For systems with variable Rx/ Tx duty cycle, the host controller can be used to scale the measurement value by the duty cycle ( $\mathrm{D}_{\text {CYCLE }}$ ) and calibrate the PMU values with a $100 \%$ duty cycle. Then the conversion of read PM $U$ values into dBm values will be as follow:

$$
\begin{aligned}
& P_{\text {RFIN }}[\text { Reference }]=\frac{R F I N_{-} P M U * 3.01}{1024}+\text { RFIN_Reference_Offset }-10 * \log 10\left(D_{\text {cycle }}\right) \\
& P_{\text {RFFB }}[\text { Reference }]=\frac{R F F B_{-} P M U * 3.01}{1024}+\text { RFFB Reference Offset }-10 * \log 10\left(D_{\text {cycle }}\right)
\end{aligned}
$$

NOTE: For systems that are designed such that they can't operate at $100 \%$ duty cycle for thermal reasons, it is possible to calibrate with one duty cycle and then $\mathrm{D}_{\text {CYCLE }}$ is defined as the scaling duty cycle between the calibrate duty cycle and the current duty cycle. RFIN_Reference_Offset and RFFB_Reference_Offset are EEPROM parameters. See Table 21for details.

### 6.4. PM U EEPROM Parameters

The duty factor can be stored in the SC1894 Customer Configuration Parameters zone in the EEPROM for the SC1894 to perform the scaling. This is not the recommended method. See section 6.3 for preferred methods.
Table 21: PM U EEPROM Parameter

| EEPROM @ <br> (Hex) | Size | Variable Name | Description |
| :---: | :---: | :---: | :--- |
| FC17 | INT16 | RFFB Reference Offset | RFFB Reference offset in dBN . dBm $=3.01^{*} \mathrm{dBN} / 1024$. See section 6.2 <br> and 6.3 for details. |
| FC19 | INT16 | RFIN Reference Offset | RFIN Reference offset in dBN. dBm $=3.0$ 1*dBN/ 1024. See section 6.2 <br> and 6.3 for details. |
| FC23 | UINT8 | TDD Duty Cycle Factor \% | 8 -bit value of PM U Duty Cycle Factor for TDD system: integer value <br> between 0 and 100 that represents the TDD duty cycle in percent. E.g. a <br> value of 60 or 0x3C corresponds to 60\%. A value of zero corresponds <br> to $100 \%$ duty cycle and is the default value. Hence not programming <br> this byte results in no duty cycle correction being applied (same as if <br> $100 \mathrm{~d}=0 \times 64$ is programmed) |

IM PORTANT: M ake sure to update checksum at address 0xFFFF when changing the PMUDutyCycleFactor value.

## 7. Debug Features

### 7.1 CCDF Parameters

Table 22: CCDF EEPROM Parameters

| $\begin{gathered} \text { EEPROM @ } \\ (\mathrm{Hex}) \\ \hline \end{gathered}$ | Size | V ariable Name | Description |
| :---: | :---: | :---: | :---: |
| FD3B | UINT8 | CCDF M ode | $\begin{aligned} & \text { CCDF M ode: } 0=\text { Automatic or } 1=\mathrm{M} \text { anual. } \\ & \text { In Automatic mode, firmware will set CCDF1_dB }=- \text { Peak_PAR( } \mathrm{dB})- \\ & 0.25 \mathrm{~dB}, \mathrm{CCDF2} \text { - } \mathrm{dB}=- \text { Peak_PAR(dB)-1dB } \\ & \text { CCDF3_dB }=- \text { Peak_PAR( }(\mathrm{dB})-2 \mathrm{~dB} \end{aligned}$ |

IM PORTANT: M ake sure to update checksum at address 0xFFFF when changing the CCDF M ode value.
In M anual mode, host will need to configure these RFIN_CCDFX_dB and RFFB_CCDFX_dB parameters after each reset.
The CCDF_dB parameters use the format defined in section 6.2 with no offset.
Table 23: CCDF Scratch Parameters

| $\begin{gathered} \hline \text { Scratch @ } \\ \text { (Hex) } \\ \hline \end{gathered}$ | Size/ Access | V ariable Name | Description |
| :---: | :---: | :---: | :---: |
| 51 | UINT16 RW | RFIN_CCDF1_dB | RFIN_CCDF1_dB is the threshold $1(\mathrm{dBN})$ for RFPAL to find the percentage of samples with power level above RM S Power (dBm/40ms) + RFIN_CCDF1_dB. To convert dBN to dB |
| 53 | UINT16 RW | RFIN_CCDF2_dB | RFIN_CCDF2_dB is the threshold 2(dB) for RFPAL to find the percentage of samples with power level above RMS Power(dBm/40ms) + RFIN_CCDF2_dB |
| 55 | UINT16 RW | RFIN_CCDF3_dB | RFIN_CCDF3_dB is the threshold 3(dB) for RFPAL to find the percentage of samples <br> with power level above RM S Power(dBm/40 ms ) + <br> RFIN_CCDF3_dB |
| 45 | UINT16 R | RFIN_CCDF1_Per | RFIN_CCDF1_Per represents the percentage of samples with power level above RM S Power(dBm/40ms) + RFIN_CCDF1_dB <br> $=$ Percentage value *CCDF_Per format ( $2^{\wedge} 13$ ) |
| 61 | UINT16 R | RFIN_CCDF2_Per | RFIN_CCDF2_Per represents the percentage of samples with power level above RM S Power(dBm/ 40ms) + RFIN_CCDF2_dB $=$ Percentage value *CCDF_Per_format (2^13) |
| 57 | UINT16 R | RFIN_CCDF3_Per | RFIN_CCDF3_Per represents the percentage of samples with power level above RM S Power(dBm/40ms) + RFIN_CCDF3_dB $=$ Percentage value *CCDF_Per_format ( $2^{\wedge} 13$ ) |
| 2E | UINT16 RW | RFFB_CCDF1_dB | RFFB_CCDF1 dB is the threshold $1(\mathrm{~dB})$ for RFPAL to find the percentage of samples with power level above RMS Power(dBm/40ms) + RFFB_CCDF1dB. |
| 4F | UINT16 RW | RFFB_CCDF2_dB | RFFB_CCDF2_dB is the threshold 2(dB) for RFPAL to find the percentage of samples with power level above RM S Power (dBm/40ms) + RFFB_CCDF2_dB |
| 5F | UINT16 RW | RFFB_CCDF3_dB | RFFB_CCDF3_dB is the threshold1(dB) for RFPAL to find the percentage of samples with power level above RM S Power ( $\mathrm{dBm} / 40 \mathrm{~ms}$ ) + RFFB_CCDF3_dB |
| 59 | UINT16 R | RFFB_CCDF1_Per | RFFB_CCDF1_Per represents the percentage of samples with power level above RM S Power(dBm/40ms) + RFFB_CCDF1_dB $=$ Percentage value *CCDF_Per_format ( $2^{\wedge} 13$ ) |
| 5B | UINT16 R | RFFB_CCDF2_Per | RFFB_CCDF2_Per represents the percentage of samples with power level above RMS Power(dBm/40ms) + RFFB_CCDF2_dB $=$ Percentage value *CCDF_Per_format (2^13) |
| 5D | UINT16 R | RFFB_CCDF3_Per | RFFB_CCDF3_Per represents the percentage of samples with power level above RM S Power(dBm/40ms) + RFFB_CCDF3_dB $=$ Percentage value *CCDF_Per_format (2^13) |

RFIN_CCDFX_dB and RFFB_CCDFX_dB are in dBN. $\mathrm{dB}=3.01^{*} \mathrm{dBN} / 1024$.

### 7.2. Internal Temperature Sensor

Table 24: Internal Temperature Sensor Scratch Parameters

| Scratch at (Hex) | Size/ Access | Variable Name | Description |
| :---: | :---: | :---: | :---: |
| 23D | INT 16 R | IcTemp | 16 -signed bit Internal Temperature. |

IcTemp is in big-endian format. It is in units of ${ }^{\circ} \mathrm{C}$.

### 7.3. Spectrum Reporting (SEM and PSD)

7.3.1. Spectrum Emission M ask (SEM ) Parameters

Table 25: SEM EEPROM Parameters

| EEPROM @ (Hex) | Size | Variable Name | Description |
| :---: | :---: | :---: | :---: |
| FC10 | UINT8 | SemM easBW_M Hz | 2*BandW idth in M Hz over which spectral emission is measured. |
| FC11 | INT8 | LowerSemFreqA_M Hz | 2*Lower Offset A in M Hz from the lower-edge of the signal |
| FCF0 | INT8 | LowerSemFreqB_M Hz | 2*Lower Offset B in MHz from the lower-edge of the signal |
| FCF1 | INT8 | UpperSemFreqA_M Hz | 2*Upper Offset A in MHz from the upper-edge of the signal |
| FCF2 | INT8 | UpperSemFreqB_M Hz | 2*Upper Offset B in MHz from the upper-edge of the signal |

Table 26: SEM Scratch Parameters

| Scratch @ <br> (Hex) | Size/ Access | Variable Name | Description |
| :---: | :---: | :---: | :--- |
| F1A | INT16 R | SEM_M axPsdM eas | Highest 40 $\mu$ S PSD value in dBN/ M Hz over 40ms window. <br> Updated every 340ms <br> dBm $=3.01^{*}$ dBN/ 1024 |
| F1C | INT16 R | SEM_M axRangeA | M aximum Spectrum Emission M ask of Lower and Upper SEM <br> bands defined by LowerSemFreqA and UpperSemFreqA over <br> SemM easBw. Updated every 340ms. |
| F1E | INT16 R | SEM_M axRangeB | M aximum Spectrum Emission M ask of Lower and Upper SEM <br> bands defined by LowerSemFreqB and UpperSemFreqB over <br> SemM easBw. Updated every 340ms. |

### 7.3.2. Power Spectrum Density (PSD) Parameters

See section 9.8 for $M$ atlab example code.
Table 27: PSD Scratch Parameters

| Scratch @ (Hex) | Size/ Access | V ariable Name | Description |
| :---: | :---: | :---: | :---: |
| 02C | UINT8 RW | EnablePsdM eas | PSD enable measurement. <br> 1 for RFFB PSD capture <br> 2 for RFIN PSD capture <br> After setting this parameter to 1 or 2, the host should read EnablePsdM eas until it cleared to " 0 ". Then the 256 PSD points in dBN format will be available in M easEmplog2Psd. |
| BC8 | UINT8 RW | Frequency Span | Frequency Span in M Hz for PSD measurement. 0 or $1=100 \mathrm{M} \mathrm{Hz}$ (Default) $\begin{aligned} & 2=50 \mathrm{M} \mathrm{~Hz} \\ & 3=25 \mathrm{M} \mathrm{~Hz} \\ & 4=12.5 \mathrm{M} \mathrm{~Hz} \\ & 5 \geq 6.25 \mathrm{M} \mathrm{~Hz} \end{aligned}$ <br> 100 M Hz will be used if not set. |
| CEC | UINT16 RW | PSD_LO_Frequency | 2*PSD LO Frequency in M Hz at which the PSD is taken. If not set, the signal center frequency will be used by default. |
| 1340 | 256 INT16 R | M easEmplog2Psd | 256 PSD points in dBN format. <br> Need to use special command to extend scratch readable range as described in section 1 <br> The resulting PSD will need to be spectrally inverted |

Before setting EnablePsdM eas to 1or 2, it is possible to first change the configuration of the Frequency Span or the PSD_LO_Frequency.

## 8. Factory Calibration

### 8.1 Smooth M ode Calibration

The smooth adaptation calibration is done at factory alignment of the power amplifier system. It is possible to calibrate at either one or two center frequencies. W ith the system at maximum average output power and maximum signal bandwidth and a constant average output power, the SC1894 adapts and stores certain parameters in the EEPROM. For LTE signals, a signal with $100 \%$ resource block loading should be used. For TDD systems; it is recommended to use $100 \%$ resource block loading during the TX ON period.
The smooth adaptation calibration procedure for frequency A is described in Figure 15


Figure 15: Smooth adaptation Calibration Procedure at Center Frequency A

IM PORTANT: Smooth A daptation Calibration has to be done with the system at M aximum Peak PA output power with minimum PAR (for M aximum RM S power) and maximum expected signal bandwidth

### 8.1.1. Single Point of Calibration at Frequency A

The SPI Messages Communication Commands for smooth adaptation calibration are described in section 3.4 with their corresponding status flags. See example code in sections 9.3 and 9.4.
For a single point of calibration at frequency $A$, the sequence below should be followed:
1 Set the center frequency to frequency A and adjust signal levels to get the target PA output power.
2. Operate the SPI Bus at up to 4 MHz .
3. LOADENB (pin 60) needs to be set HIGH ("1"). Host is now directly communicating with the embedded EEPROM. See 0 for detailed instructions.
4. UNLOCK EEPROM . See section 4.110 for detailed instructions.
5. M ake sure EEPROM is UNLOCKED by Reading STATUS register
6. LOADENB (pin 60) needs to be set LOW ("0").
7. Send Clear M axPW RCalParameters A SPI command 10 F3 0000 . See section 3.4
8. W ait for at least 100 ms .
9. Read M axPwrClearOnGoing flag until a value of $0 \times 00$ is returned by the SC1894.
10. Reset the SC1894 by toggling the RESETN line.
11. W ait 1second.
12. Send W rite M axPW RCalParameters A SPI command 10 F5 0000 . See section 3.4
13. $W$ ait for at least 100 ms .
14. Read $\mathrm{M} \mathrm{axPwrCalA} \mathrm{Ongoingflag} \mathrm{until} \mathrm{a} \mathrm{value} \mathrm{of} 0 \times 00$ is returned by the SC1894.
15. If two points of calibration are required, then proceed to step 21 without executing the following commands. If only one point of calibration is required, then proceed to step 16
16. LOADENB ( pin 60 ) needs to be set HIGH ("1").
17. LOCK EEPROM to disable writes to the EEPROM . See section 4.110 for detailed instructions.
18. LOADENB (pin 60) needs to be set LOW ("0").
19. Reset using pin 49 (RESETN)
20. One frequency calibration is complete.

### 8.12. Second Point of Calibration at Frequency B

If a second frequency calibration is desired, then continue with the sequence below:
21. Set the center frequency to frequency $B$ and adjust signal levels to get the target PA output power.
22. Send Clear M axPW RCalParameters B SPI command 10 F4 0000 . See section 3.4
23. $W$ ait for at least 100 ms .
24. Read M axPwrClearOnGoing flag until a value of $0 \times 00$ is returned by the SC1894.
25. Reset the SC1894 by toggling the RESETN line.
26. W ait 1 second.
27. Send W rite MaxPW RCalParameters B SPI command 10 F6 0000 . See section 3.4
28. W ait for at least 100 ms .
29. Read $\mathrm{M} \mathrm{axPwrCaIA} \mathrm{Ongoingflag} \mathrm{until} \mathrm{a} \mathrm{value} \mathrm{of} 0 \times 00$ is returned by the SC1894.
30. LOADENB (pin 60) needs to be set high ("1").

31 LOCK EEPROM to disable writes to the EEPROM . See section 4.110 for detailed instructions.
32. LOA DENB ( $p$ in 60) needs to be set low (" 0 ").
33. Reset using pin 49 (RESETN)
34. Two frequency points calibration is complete.

## 9. Example Code

### 9.1 Set Frequency Range Example Code

function [Err] =SetFrequencyRange_Example_Code(FreqRange)
\% Frequency Range 01: 225-260 M Hz, 02: $260-520 \mathrm{M} \mathrm{Hz}, 03: 225-960 \mathrm{M} \mathrm{Hz}$
\% 04:520-1040 M Hz, 05: 1040-2080 M Hz, 06: 698-2700M Hz
\% $\quad 07: 1800-2700 \mathrm{MHz}, 08: 2700-3500 \mathrm{M} \mathrm{Hz}, 09: 3300-3800 \mathrm{M} \mathrm{Hz}$
\% Error (out): =1if an error occurs; =0 if OK
Err=0;
rfpal_eepromW riteStatus (0); \% Set LOADENB High and Unlock the EEPROM
\%Read all 1024 bytes of the customer Configuration Parameters with one read
\%instruction
customerConfigParameters = rfpal_eepromRead(hex2dec( $\operatorname{FCOO}$ '),1024);
switch FreqRange
case (1)
customerConfigParameters(5)=01; \% Frequency Range 01: $225 \mathrm{M} \mathrm{Hz-260M} \mathrm{~Hz}$
Freq_Scan_min =225; \% Default M in Frequency is 225 M Hz
Freq_Scan_max $=260$; $\quad$ \% Default M ax Frequency is 260 M Hz
case (2)
customerConfigParameters(5)=02; \% Frequency Range $02: 260 \mathrm{M} \mathrm{Hz-520M} \mathrm{~Hz}$
Freq_Scan_min $=260$; $\quad$ \% Default M in Frequency is 260 M Hz
Freq_Scan_max $=500$; $\quad$ \% Default M ax Frequency is 520 M Hz
case (3)
customerConfigParameters(5)=03; \% Stiched Frequency Range 03: $225 \mathrm{M} \mathrm{Hz-960M} \mathrm{~Hz}$
Freq_Scan_min =225; \% Default M in Frequency is 225 M Hz
Freq_Scan_max $=960$; $\quad$ \% Default M ax Frequency is 960 M Hz
case (4)
customerConfigParameters(5)=04; \%Frequency Range 04:520 M Hz-1040M Hz
Freq_Scan_min=520; \% Default M in Frequency is 520 M Hz
Freq_Scan_max $=1000$; $\quad$ \% Default M ax Frequency is 1040 M Hz
case (5)
customerConfigParameters(5)=05; \% Frequency Range 05: $1040 \mathrm{M} \mathrm{Hz}-2080 \mathrm{M} \mathrm{Hz}$
Freq_Scan_min=1040; \% Default M in Frequency is 1040 M Hz
Freq_Scan_max=2000; \% Default M ax Frequency is 2080 M Hz
case (6)
customerConfigParameters(5) $=06$; \% Stiched Frequency Range 06: $698 \mathrm{M} \mathrm{Hz}-2700 \mathrm{M} \mathrm{Hz}$
Freq_Scan_min=698; $\quad$ \% Default $M$ in Frequency is 700 M Hz
Freq_Scan_max $=2700$; $\quad$ \% Default M ax Frequency is 2700 M Hz
case (7)
customerConfigParameters(5) $=07$; \% Frequency Range $07: 1800 \mathrm{M} \mathrm{Hz}-2700 \mathrm{M} \mathrm{Hz}$
Freq_Scan_min $=1800$; $\quad$ \% Default M in Frequency is 1800 M Hz
Freq_Scan_max=2700; \% Default M ax Frequency is 270 M Hz
case (8)
customerConfigParameters(5) $=08$; \%Frequency Range $08: 2700 \mathrm{M} \mathrm{Hz-3500M} \mathrm{~Hz}$
Freq_Scan_min=2700; \% Default M in Frequency is 2700 M Hz

```
        Freq_Scan_max=3500; % Default M ax Frequency is 3500M Hz
    case(9)
        customerConfigParameters(5)=09; %Frequency Range 09:3300M Hz-3800M Hz
        Freq_Scan_min=3300; % Default M in Frequency is 3300 M Hz
        Freq_Scan_max=3800; % Default M ax Frequency is 3800 M Hz
    otherwise
    Err=1;
end
if (Err==0)
    customerConfigParameters(2)= floor (2*Freq_Scan_min/ 256); % 2xM in Freq Scan M SB
    %2xM in Freq Scan LSB
    customerConfigParameters(1) = 2*Freq_Scan_min-256*floor (2*Freq_Scan_min/ 256);
    customerConfigParameters(4)= floor (2*Freq_Scan_max/ 256);%2xM ax Freq Scan M SB
    %2xM ax Freq Scan LSB
    customerConfigParameters(3) = 2*Freq_Scan_max-256*floor (2*Freq_Scan_max/ 256);
    %Computing New Checksum
    checksum = double(0);
    for i=1:1023
        checksum = double(checksum + double(customerConfigParameters(i)));
    end
    %Compute the New Checksum: M odulo256 of all bytes added from FCOO to FFFE
    customerConfigParameters(1024) = uint8(mod(checksum,256));
    fprintf(1, 'Storing Customer Configuration Parameters to 64K EEPROM \ n');
    % rfpal_eepromW rite will divide customerConfigParameters into 64-bytes pages
    % and write 64-byte with one write instruction
    rfpal_eepromW rite(h,hex2dec('FCO O'),customerConfigParameters(1:64));
    rfpal_eepromW rite(h,hex2dec('FC40'),customerConfigParameters(65:128));
    rfpal_eepromW rite(h,hex2dec('FC80'),customerConfigParameters(129:192));
    rfpal_eepromW rite(h,hex2dec('FCCO'),customerConfigParameters(193:256));
    rfpal_eepromW rite(h,hex2dec('FD00'),customerConfigParameters(257:320));
    rfpal_eepromW rite(h,hex2dec('FD40'),customerConfigParameters(321:384));
    rfpal_eepromW rite(h,hex2dec('FD80'),customerConfigParameters(385:448));
    rfpal_eepromW rite(h,hex2dec('FDC0 '),customerConfigParameters(449:512));
    rfpal_eepromW rite(h,hex2dec('FE0 0'),customerConfigParameters(513:576));
    rfpal_eepromW rite(h,hex2dec('FE40'),customerConfigParameters(577:640));
    rfpal_eepromW rite(h,hex2dec('FE80'),customerConfigParameters(641:704));
    rfpal_eepromW rite(h,hex2dec('FEC0'),customerConfigParameters(705:768));
    rfpal_eepromW rite(h,hex2dec('FFO0'),customerConfigParameters(769:832));
    rfpal_eepromW rite(h,hex2dec('FF40'),customerConfigParameters(833:896));
    rfpal_eepromW rite(h,hex2dec('FF80'),customerConfigParameters(897:960));
    rfpal_eepromW rite(h,hex2dec('FFC0'),customerConfigParameters(961:1024));
    rfpal_eepromW riteStatus (3); % Lock the EEPROM
    rfpal_hardReset; % % Reset and Set LOADENB LOW
end
end % End of the function
```

```
    9.2. Get SPI M essage Parameters Example Code
function Get_SPI_M essage_Parameters_Example_code()
%Read Firmware V ersion
FW Ver = rfpal_msgCmdRead(hex2dec('03'), 0); % 8-bit FW Version in Hexadecimal format
FW BuildM SB=rfpal_msgCmdRead(hex2dec('04'), 0); %8-bit FW Build M SB in Decimal format
FW BuildLSB=rfpal_msgCmdRead(hex2dec('OA'), 0); %8-bit FW Build LSB in Decimal format
fprintf( 'Firmware % 1X % 2d % 2d \n',FW V er,FW BuildM SB,FW BuildLSB);
% Get 8-bit Output status
OutputStatus=rfpal_msgCmdRead(hex2dec('32'),0);
if (OutputStatus==0)
    fprintf('Output Status: RFOUT OFF\ n'); % RFOUT Disabled
else
    fprintf('Output Status: RFOUT ON\ n'); % RFOUT ON
end
%Get 8-bit Output M ode
OutputM ode=rfpal_msgCmdRead(hex2dec('08'), 0);
if (OutputM ode==0)
    fprintf('Output M ode: RFOUT Disabled\ n');
else
    fprintf('Output M ode: FW Control\ n');
end
%Get 16-bit Center Frequency
Center_frequency=rfpal_msgCmdRead(hex2dec('1A'), 1)/ 2;%2xCenter Frequency(M Hz)
fprintf( 'Center_frequency %4d M Hz\ n',Center_frequency);
%Get 16-bit Signal Bandwidth
Bandwidth=rfpal_msgCmdRead(hex2dec('18'), 1)/ 2; %2xBandwidth(M Hz)
fprintf( 'Bandwidth %2d M Hz\ n',Bandwidth);
%Get 16-bit Frequency Range
Frequency_Range=rfpal_msgCmdRead(hex2dec('10'), 0);
fprintf( 'Frequency_Range %2d\ n',Frequency_Range);
%Get 16-bit M in Frequency Scan
M inFrequencyScan=rfpal_msgCmdRead(hex2dec('11'), 1)/ 2;%2xM inFrequencyScan(M Hz)
fprintf( 'M inFrequencyScan %4d M Hz\ n',M inFrequencyScan);
%Get 16-bit M ax Frequency Scan
M axFrequencyScan=rfpal_msgCmdRead(hex2dec('13'), 1)/ 2;% 2xM axFrequencyScan(M Hz)
fprintf( 'M axFrequencyScan %4d M Hz\ n',M axFrequencyScan);
%Get 8-bit Duty Cycled Feedback M ode
DCF_M ode=rfpal_msgCmdRead(hex2dec('17'),0);
if (D\overline{CF_M ode==0)}
    fprintf('Duty Cycled Feedback OFF\ n');
else
    fprintf('Duty Cycled Feedback ON\ n');
end
% Read and compute Average Coefficient
Norm_Factor= rfpal_msgCmdRead(hex2dec('33'), 0);
UnNorm_Coeff = double(rfpal_msgCmdRead(hex2dec('34'),1));
Average_Coefficient = UnNorm_Coeff/ Norm_Factor;
```

```
fprintf('Average_Coefficient %4d \ n',A verage_Coefficient);
%Get 8-bit Status
status = rfpal_msgCmdRead(hex2dec('05'),0);
state = bitand(status,hex2dec('3F')); %Overall Status
warning = bitand(status,hex2dec('40')); %W arning Status
error = bitand(status,hex2dec('80')); %Error Status
if (state == 0)
    fprintf( 'INIT\ n');
elseif (state== 1)
fprintf( 'FSA\ n');
elseif (state == 3)
    fprintf( 'TRACK\ n');
elseif (state== 6)
    fprintf('CAL\ n');
elseif (state== 9)
    fprintf('PDET\ n');
else
    fprintf('No V valid State\ n');
end
if (error~=0) % There is an error
    error_code=rfpal_msgCmdRead(hex2dec('06'), 0);%Get 8-bit Error Code
    fprintf('Error %d\ \ n',error_code);
end
if (warning~=0) % There is a warning
    warning_code=rfpal_msgCmdRead(hex2dec('07'), 0); %Get 8-bit W arning Code
    fprintf('W arning %d\ \ n',warning_code);
    clear_warning;
end
end % End of function
```


### 9.3. SC1894 Clear M ax PW R Cal Parameters Example Code (Optimized)

This routine is used to clear from Smooth optimization mode to Optimized performance mode. function SC1894clearM axPW RCalParameters ( h , freqSelect) \% Parameters:
\% h(in): RFPAL object
\% freqSelect (in): Frequency select (Optional parameter):
\% if $=0$, then "A" frequency and both " A " and " B " max power cal parameters are cleared.
\% if ? 1, then "B" frequency and only "B" max power cal parameters are cleared.
\% if not specified, then default value is 0 .
if( nargin <2)
freqSelect $=0$;
end
rfpal_eepromW riteStatus (h,0); \% Set TESTSELO High and Unlock the EEPROM
pause(1); \% allow RFPAL enough time after reset to start message interface
if (freqSelect $==0$ )
rfpal_msgSa(h,hex2dec('F3')); \% Clear M axPW RCalParameters A and B
else
\% Set Frequency B to Optimize M ode. Doesn't clear all the parameters.
\% Set B
rfpal_msgSa(h,hex2dec('F4'));
end
pause(0.1); \% allow firmware time to initially set flag
clearOngoingFlg = rfpal_msgCmdRead(h,hex2dec('DC3'),0);
while (clearO ngoingFIg $=0$ ) \% W ait for clear ongoing flag to become zero
clearOngoingFIg = rfpal_msgCmdRead(h,hex2dec('DC3'),0);
end
rfpal_eepromW riteStatus (h,3); \% Lock the EEPROM

### 9.4. SC1894 Set Max PW R Cal Parameters (Smooth M ode Calibration)

 function [cal_err] = SC1894SetM axPW RCalParameters(h, freqSelect)```
% Parameters:
% cal_error (out): =1 if an error occur; =0 if calibration was OK
% h (in): RFPAL object
% freqSelect (in): Optional parameter, Frequency select:
% If = 0, then "A" frequency and "A" max power cal parameters are
stored
% If ? 1, then "B" frequency and "B" max power cal parameters are
stored
% If not specified, then default value is 0.
% optional arguments
if(nargin < 2)
```

```
    freqSelect = 0;
end
fprintf(1, '''Clear the MaxPWRCalParameters''\n');
SC1894clearMaxPWRCalParameters(h, freqSelect); % IT IS IMPORTANT TO
FIRST Clear the MaxPWRCalParameters
rfpal_hardReset(h); % Reset and Set TESTSELO LOW
cal_err=0;
pause(1); % allow RFPAL enough time after reset to start message
interface
rfpal_eepromWriteStatus (h,0); % Set TESTSELO High and Unlock the
EEPROM
if (freqSelect == 0) % A frequency
    rfpal_msgSa(h,hex2dec('F5')); % Write MaxPWRCalParameters A
else % B frequency
    rfpal_msgSa(h,hex2dec('F6')); % Write MaxPWRCalParameters B
end
pause(0.1); % allow firmware time to initially set flag
if (freqSelect == 0) % A frequency
    calAOngoingFlg = rfpal_msgCmdRead(h,hex2dec('DC4'),0);
    while (calAOngoingFlg~=0)%Wait for cal A ongoing flag to become
zero
            calAOngoingFlg = rfpal_msgCmdRead(h,hex2dec('DC4'),0);
    end
else % B frequency
    calBOngoingFlg = rfpal msgCmdRead(h,hex2dec('DC6'),0);
    while (calBOngoingFlg~=0)%Wait for cal B ongoing flag to become
zero
            calBOngoingFlg = rfpal_msgCmdRead(h,hex2dec('DC6'),0);
    end
end
rfpal_eepromWriteStatus (h,3); % Lock the EEPROM
rfpal_hardReset(h); % % Reset and Set TESTSELO LOW
end
```

```
9.5. Read Cost Example Code
function [cal_err A verage_CostFunction] = Read_Cost_Function_Example_Code()
% Parameters:
% cal_error (out): =1 if an error occur; =0 if calibration was OK
cal_err=0;
iteration=30;%Recommended value for more accurate measurement.
Average_CostFunction=0; %Initialize to zero.
% Check status
status = rfpal_msgCmdRead(hex2dec('05'), 0);
for i=1:iteration
```

    TimeOut=30;
    while ((status~=3) \&\& (status<128) \&\& (TimeOut>0)) \% Wait for TRACK and make sure there is no
    Error and no Time Out
pause(5) \% Wait 5s
status = rfpal_msgCmdRead(hex2dec('05'), 0); \% Check status
fprintf(1, 'Not in TRACK yet, please wait $\ n ')$;
TimeOut=TimeOut-1;
end
if (status>127)
fprintf(1, 'Chip Error. Make sure the EEPROM is not corrupted. Check the checksum $\backslash n$ ');
cal_err $=1 ; \%$ If a Chip error is reported, this needs to be fixed first.
\% Check the customer Configuration Parameters checksum was computed correctly.
elseif (TimeOut==0)
cal_err=1; \% Increase TimeOut or check that system is working correctly
else
\%Freeze adaptation
rfpal_msgCmdWrite(hex2dec('23'),0);
\%Reading byte 2 @ 0x213 of cost function
Cost_function_bytes = double(rfpal_msgCmdRead(hex2dec('20D'), 1));
if (Cost_function_bytes>hex2dec('7FFF')) \% If Negative Value
Cost_function_Vector(i) = - double(bitxor(Cost_function_bytes-1,hex2dec('FFFF')));
else $\quad$ \% Positive Value
Cost_function_Vector(i)= Cost_function_bytes;
end

```
        Average_CostFunction= double(Average_CostFunction + Cost_function_Vector(i));
        %Un-freeze adaptation
        rfpal_msgCmdWrite(hex2dec('23'),1);
        pause(0.2); %Add some delay between measurements.
    end
end
% Compute Average Value
Average_CostFunction = double(Average_CostFunction/iteration);
%Following is for debug purpose only
min_cost=min(Cost_function_Vector)
max_cost=max(Cost_function_Vector)
Delta = max_cost - min_cost
End
```


### 9.6. Read PM U CCDF Example Code

function [RFIN RFFB] = SC1894_Read_PM U_CCDF(h, DutyCycle)
\% Parameters:
\% h(in): RFPAL object. Internal Parameter
\% Duty Cycle (Percent value) it is possible, but less accurate, to store
\% this value in EEPROM parameter PM UDutyCycleFactor and remove the Duty cycle factor \% in this function. So it is recommended to take the duty cycle factor into account \% \% in the host software.
\% PM U RFIN and RFFB Reference Offset are EEPROM parameters and are applied to the
\% values reported by the firmware
\% Function for SC1894 FW >4.1
\% RFIN and RFFB include all the PMU and CCDF values reported in the PM U
\% tab of the GUI
if nargin<2
DutyCycle=100; \% $100 \%$
end
CCDF_Per_format = 2^13;
\% To convert Scratch dBN format to dBm values needs
\% 1 To multiply by 3 / 1024 due to value format 6.10 signed
\% 2. Take into account the waveform Duty Cycle: - 10*log10 (DutyCycle/ 100)
\% Read RFFI_PM U Signed 6.10 signed V alue from Internal M emory through the message protocol RFIN_PM U_bytes $=$ double(rfpal_msgCmdRead(h, hex2dec( 247 '), 1)); \%Address $0 \times 247=583$ \% RFIN RM S Power (dBm/ 40 ms ) over a 40 ms measurement window. Updated every 300 ms RFIN.RM S = 3.01*Read16B_signed_Scratch(RFIN_PM U_bytes)/ 1024-10*log10(DutyCycle/ 100);
RFFB_PM U_bytes = double(rfpal_msgCmdRead(h, hex2dec('245'), 1)); \%Address 0x245 =581
\% RFFB RM S Power ( $\mathrm{dBm} / 40 \mathrm{~ms}$ ) over a 40 ms measurement window. Updated every 300 ms
RFFB.RM S = 3.01*Read16B_signed_Scratch(RFFB_PM U_bytes)/ 1024-10*log10 (DutyCycle/ 100);
\% RFIN Highest 10 ns average values over the 40 ms average window.
\% Updated every 300 ms
RFIN_PeakPower=rfpal_msgCmdRead(h, hex2dec('FB7'), 1);
RFIN.PeakPower_10ns = 3.01*Read16B_signed_Scratch(RFIN_PeakPower)/ 1024-10*log10 (DutyCycle/ 100);
\% RFFB Highest 10 ns average values over the 40 ms average window.
\% Updated every 300 ms
RFFB_PeakPower=rfpal_msgCmdRead(h, hex2dec('FB9'), 1);
RFFB.PeakPower_10ns = 3.01*Read16B_signed_Scratch(RFFB_PeakPower)/ 1024-10*log10 (DutyCycle/ 100);
\% RFIN Highest $40 \mu \mathrm{~S}$ average values over the 40 ms average window.
\% Updated every 300 ms

RFIN_MAX_RM S = rfpal_msgCmdRead(h, hex2dec( '4B'), 1);
RFIN.M AX_RM S = 3.01*Read16B_signed_Scratch(RFIN_M AX_RM S)/ 1024-10*log10 (DutyCycle/ 100);
\% RFFB Highest $40 \mu \mathrm{~s}$ average values over the 40 ms average window.
\% Updated every 300 ms
RFFB_MAX_RM S=rfpal_msgCmdRead(h, hex2dec('47'), 1);
RFFB.M AX_RM S = 3.01 *Read16B_signed_Scratch(RFFB_M AX_RM S)/ 1024-10*log10(DutyCycle/ 100); \% RFIN Lowest $40 \mu \mathrm{~s}$ average values over the 40 ms average window.
\% Updated every 300 ms
RFIN_M IN_RM S = rfpal_msgCmdRead(h, hex2dec('4D'), 1);
RFIN.M IN_RM S = 3.0 1*Read16B_signed_Scratch(RFIN_M IN_RM S)/ 1024-10*log10(DutyCycle/ 100);
\% RFFB Lowest $40 \mu \mathrm{~s}$ average values over the 40 ms average window.
\% Updated every 300 ms
RFFB_M IN_RM S=rfpal_msgCmdRead(h, hex2dec('49'), 1);
RFFB.M AX_RM S = 3.01 *Read16B_signed_Scratch(RFFB_M IN_RM S)/ 1024-10*log10 (DutyCycle/ 100);
\% Peak PAR (dB) = Peak Power (dBm/ 10ns) - RM S Power (dBm/40ms).
\% Computed by Host.
RFIN.Peak_PAR = RFIN.PeakPower_10ns - RFIN.RM S;
RFFB.Peak_PAR = RFFB.PeakPower_10ns - RFFB.RM S;
\% ===== RFIN CCDF Parameters =================
\% CCDF $(\mathrm{dB})$ is the threshold $(\mathrm{dB})$ for RFPAL to find the percentage of samples
\% which its power level is above RM S Power ( $\mathrm{dBm} / 40 \mathrm{~ms}$ ) + CCDF( dB )
\% A utomatic mode will set CCDF1(dB) $=-$ Peak_PAR(dB) -0.25 dB ,
\% CCDF2 $(\mathrm{dB})=-$ Peak_PAR( dB$)-1 \mathrm{~dB}$ and CCDF3 $(\mathrm{dB})=-$ Peak_PAR(dB)-2dB.
RFIN_CCDF1_dB = rfpal_msgCmdRead(h, hex2dec('51'), 1);
RFIN.CCDF1_dB = 3.01*Read16B_signed_Scratch(RFIN_CCDF1_dB)/ 1024;

RFIN_CCDF2_dB = rfpal_msgCmdRead(h, hex2dec('53'), 1);
RFIN.CCDF2_dB = 3.01*Read16B_signed_Scratch(RFIN_CCDF2_dB)/ 1024;

RFIN_CCDF3_dB = rfpal_msgCmdRead(h, hex2dec( '55'), 1);
RFIN.CCDF3_dB = 3.01*Read16B_signed_Scratch(RFIN_CCDF3_dB)/ 1024;
\% Percentage value read from scratch
RFIN_CCDF1_Per = rfpal_msgCmdRead(h, hex2dec('45'), 1);
RFIN_CCDF2_Per = rfpal_msgCmdRead( h , hex2dec ('61'), 1);
RFIN_CCDF3_Per $=$ rfpal_msgCmdRead( h , hex2dec ('57'), 1);

```
% Percentage display on GUI. Need to adjust format from scratch values
% CCDF(%) percentage of samples which its power level is
% above RM S Power(dBm/ 40 ms) +CCDF(dB).U pdated every 300ms
RFIN.CCDF1_Per = double(RFIN_CCDF1_Per)/ CCDF_Per_format;
RFIN.CCDF2_Per = double(RFIN_CCDF2_Per)/ CCDF_Per_format;
RFIN.CCDF3_Per = double(RFIN_CCDF3_Per)/ CCDF_Per_format;
%===== RFFB CCDF Parameters ==================
% CCDF(dB) is the threshold(dB) for RFPAL to find the percentage of samples
% which its power level is above RM S Power (dBm/ 40ms) +CCDF(dB)
% A utomatic mode will set CCDF1(dB)= Peak_PAR(dB)-0.25dB,
% CCDF2(dB)=-Peak_PAR(dB)-1dB and CCDF3(dB)= -Peak_PAR(dB)-2dB.
RFFB_CCDF1_dB=rfpal_msgCmdRead(h, hex2dec('2E'), 1);
RFFB.CCDF1_dB = 3.0 1*Read16B_signed_Scratch(RFFB_CCDF1_dB)/ 1024;
RFFB_CCDF2_dB=rfpal_msgCmdRead(h, hex2dec('4F'), 1);
RFFB.CCDF2_dB = 3.0 1*Read16B_signed_Scratch(RFFB_CCDF2_dB)/ 1024;
RFFB_CCDF3_dB=rfpal_msgCmdRead(h, hex2dec('5F'), 1);
RFFB.CCDF3_dB = 3.01*Read16B_signed_Scratch(RFFB_CCDF3_dB)/ 1024;
% Percentage value read
RFFB_CCDF1_Per = rfpal_msgCmdRead(h, hex2dec('59'), 1);
RFFB_CCDF2_Per = rfpal_msgCmdRead(h, hex2dec('5B'), 1);
RFFB_CCDF3_Per = rfpal_msgCmdRead(h, hex2dec('5D'), 1);
% Percentage display on GUI. Need to adjust format from scratch values
% CCDF(%) percentage of samples which its power level is
% above RM S Power(dBm/ 40 ms) + CCDF(dB). Updated every 300ms
RFFB.CCDF1_Per = double(RFFB_CCDF1_Per)/ CCDF_Per_format;
RFFB.CCDF2_Per = double(RFFB_CCDF2_Per)/ CCDF_Per_format;
RFFB.CCDF3_Per = double(RFFB_CCDF3_Per)/ CCDF_Per_format;
```


### 9.7. Set CCDF M ode Example Code

function [Err] = SC1894_Set_CCDF_M ode(h, CCDF_M ode)
\% CCDF_M ode $0=$ Automatic; $1=\mathrm{M}$ anual M ode
$\%$ CCDF M ode: $0=$ Automatic or $1=M$ anual.
\% Automatic mode will set CCDF1_dB= Peak_PAR_dB-0.25dB, CCDF2_dB= Peak_PAR(dB)-1dB and CCDF3_dB= Peak_PAR(dB)-2dB.
\% After selecting M anual mode, these thresholds need to be adjusted as needed after each reset
Current_CCDF_M ode = rfpal_eepromRead( h , hex2dec('FD3B'), 1);

RFIN_CCDF1_dB $=8.3$;
RFIN_CCDF2_dB = 8.1;
RFIN_CCDF3_dB $=8$;
RFFB_CCDF1_dB $=8.2$;
RFFB_CCDF2_dB = 8.1;
RFFB_CCDF3_dB $=8$;
if (Current_CCDF_M ode $\sim$ CCDF_M ode)
CustomerConfigParameters = rfpal_eepromRead(h, hex2dec('FC00'), 1024);
CustomerConfigParameters(316)=CCDF_M ode;
checksum = double(0);
for $i=1: 1023$
checksum = double(checksum + double(CustomerConfigParameters(i)));
end
CustomerConfigParameters(1024) = uint8(mod(checksum,256));
rfpal_eepromW riteStatus ( $\mathrm{h}, \mathrm{0}$ ); \% Set TESTSELO High and Unlock the EEPROM
rfpal_eepromW rite(h,hex2dec( 'FD3B'),CustomerConfigParameters(316));
rfpal_eepromW rite(h,hex2dec('FFFF'),CustomerConfigParameters(1024));
rfpal_eepromW riteStatus (h,3); \% Lock the EEPROM
rfpal_hardReset(h); \% Reset and Set TESTSELO LOW
end
if (CCDF_M ode==1) \%Only Needed for M anual M ode
\% Need to adjust Format to write to Scratch
RFIN_CCDF1_dBN = double( 1024*RFIN_CCDF1_dB/ 3.01 );
RFIN_CCDF2_dBN = double( $1024 *$ RFIN_CCDF2_dB/ 3.01);
RFIN_CCDF3_dBN = double ( 1024 *RFIN_CCDF3_dB/3.01);
\% Need to adjust Format to write to Scratch

```
RFFB_CCDF1_dBN = double( 1024*RFFB_CCDF1_dB/ 3.0 1);
RFFB_CCDF2_dBN = double(1024*RFFB_CCDF2_dB/ 3.01);
RFFB_CCDF3_dBN = double(1024*RFFB_CCDF3_dB/ 3.01);
% W rite to Scratch RFIN CCDF Threshold
rfpal_msgCmdW rite(h, hex2dec('51'), RFIN_CCDF1_dBN, 1);
rfpal_msgCmdW rite(h, hex2dec('53'), RFIN_CCDF2_dBN,1);
rfpal_msgCmdW rite(h, hex2dec('55'), RFIN_CCDF3_dBN,1);
% W rite to Scratch RFFB CCDF Threshold
rfpal_msgCmdW rite(h, hex2dec('2E'), RFFB_CCDF1_dBN, 1);
rfpal_msgCmdW rite(h, hex2dec('4F'), RFFB_CCDF2_dBN, 1);
rfpal_msgCmdW rite(h, hex2dec('5F'), RFFB_CCDF3_dBN, 1);
end
```


### 9.8. Get RFIN and RFFB PSD Example Code

 function [psd_point] = SC1894_Get_PSD(h, PSD_select, FreqSpan)\% Parameters:
\% h (in): RFPAL object
\% PSD_select: 1 for RFFB PSD capture and 2 for RFIN PSD capture
\% FreqSpan: Frequency Span in MHz for PSD measurement.
$\% 0$ or $1=100 \mathrm{MHz}$ (Default)
\% $2=50 \mathrm{MHz}$
$\% \quad 3=25 \mathrm{MHz}$
$\% \quad 4=12.5 \mathrm{MHz}$
$\% 5 ? 6.25 \mathrm{MHz}$
if nargin<2
PSD_select=1; \%Get RFFB PSD
FreqSpan=0; \% For 100MHz Span
elseif nargin <3

## FreqSpan=0; \% For 100MHz Span

end
psd_point $=$ zeros $(1,256)$;
if (PSD_select>2)

## PSD_select=2; \%Get RFIN PSD for value>2

end

Center_frequency=rfpal_msgCmdRead(h, hex2dec('1A'), 1)/2;\%2xCenter Frequency(MHz)
rfpal_msgCmdWrite(h, hex2dec('CEC'), 2*Center_frequency,1);
rfpal_msgCmdWrite(h, hex2dec('BC8'), FreqSpan,0); \% If not set, use 100 MHz (Default)

```
%===========End Optional===============================================
rfpal_msgCmdWrite(h, hex2dec('O2C'), PSD_select,0);
PSD_ready=rfpal_msgCmdRead(h, hex2dec('O2C'),0);
while (PSD_ready>0)
    PSD_ready=rfpal_msgCmdRead(h, hex2dec('O2C'),0);
    pause(1)
end
rfpal_msgSa(h,hex2dec('CD')); %Set offset to enable Extend Scratch Readable Access
for psd_Index=1:256
    %PSD points need to be spectrally inverted
    psd_point_address = hex2dec('1340')-hex2dec('800')+(256-psd_Index)*2;
    psd_bytes = double(rfpal_msgCmdRead(h, psd_point_address,1));
    psd_point(psd_Index) = 3.01*Read16B_signed_Scratch(psd_bytes)/1024;
end
rfpal_msgSa(h,hex2dec('CE')); %Remove offset to disable Extend Scratch Readable Access
if (PSD_select==1)
        figure(1);
else
        figure(2);
end
plot(psd_point,'r');
xlabel('PSD Bin Number')
ylabel('PSD Bin Power (dB)')
if (PSD_select==1)
        title('PSD of RFFB Signal')
else
        title('PSD of RFIN Signal')
end
```


### 9.9. Read EEPROM Customer Configuration Parameters

 function [customerConfigParameters]= SC1894_Read_customerConfigParameters(h)\% Parameters:
\% h(in): RFPAL object
\% customerConfigParameters(out): EEPROM Customer Configuration Parameters
cfg = rfpal_eepromRead(h, hex2dec('FCOO'), 1024)
\%Frequency band information
customerConfigParameters.minFreq $=($ double $(\operatorname{cfg}(2)) * 256+$ double $(\operatorname{cfg}(1))) / 2$;
customerConfigParameters.maxFreq $=($ double $(\operatorname{cfg}(4)) \star 256+$ double $(\operatorname{cfg}(3))) / 2$;
customerConfigParameters.band=cfg(5);
\% Smooth Calibration for Frequency A
CAL1A $=($ double $(c f g(29)) * 256+$ double $($ cfg(28) $)) ;$
if (CAL1A>hex2dec('7FFF')) \%Negative Value
customerConfigParameters.CAL1A $=-$ double(3.01*bitxor(CAL1A-1,hex2dec('FFFF'))/1024); \%2s
complement for negative values
else $\quad$ \% Positive Value
customerConfigParameters.CAL1A $=$ double (3.01*CAL1A/1024);
end
customerConfigParameters.CAL2A_PDET_Index=cfg(30);
CAL3A $=$ double(cfg(32))*256+double(ctg(31));
if (CAL3A>hex2dec('7FFF'))
customerConfigParameters.CAL3A=-double((bitcmp(CAL3A)+1));
else
customerConfigParameters.CAL3A=CAL3A;
end
customerConfigParameters.CAL4A_CorrVGA_Index=cfg(33);
customerConfigParameters.CAL5A_PDET_DC_DAC=cfg(34);
customerConfigParameters.CAL6A_Fine_PDET_Index=cfg(56);
customerConfigParameters.CAL7A_EDET_Index=cfg(57);
customerConfigParameters.CAL8A_CORR_Multi_DC_DAC=cfg(58:58+24);
CAL9A $=($ double $(c f g(83)) * 256+$ double $(c f g(82)))$;
if (CAL9A>hex2dec('7FFF')) \%Negative Value
customerConfigParameters.CAL9A $=-$ double (3.01*bitxor(CAL9A-1,hex2dec('FFFF'))/1024); \%2s complement for negative values
else $\quad$ \% Positive Value

```
    customerConfigParameters.CAL9A = double(3.01*CAL9A/1024);
end
customerConfigParameters.CAL10A_Freq = (double(cfg(85))*256+double(cfg(84)))/2;
customerConfigParameters.MaxPWRCalCoeffA = cfg(126:175);
customerConfigParameters.NotFirstMaxPwrCal =cfg(97+1);
% Smooth Calibration for Frequency B
CAL1B =(double(cfg(87))*256+double(cfg(86)));
if (CAL1B>hex2dec('7FFF')) % Negative Value
    customerConfigParameters.CAL1B_Power = - double(3.01*bitxor(CAL1B-1,hex2dec('FFFF'))/1024);
%2s complement for negative values
else % Positive Value
    customerConfigParameters.CAL1B_Power = double(3.01*CAL1B/1024);
end
customerConfigParameters.CAL2B_PDET_Index=cfg(88);
CAL3B=double(cfg(90))*256+double(cfg(89));
if (CAL3B>hex2dec('7FFF'))
    customerConfigParameters.CAL3B=-double((bitcmp(CAL3B)+1));
else
    customerConfigParameters.CAL3B=CAL3B;
end
customerConfigParameters.CAL4B_CorrVGA_Index=cfg(91);
customerConfigParameters.CAL5B_PDET_DC_DAC=cfg(92);
customerConfigParameters.CAL6B_Fine_PDET_Index=cfg(100);
customerConfigParameters.CAL7B_EDET_Index=cfg(101);
customerConfigParameters.CAL8B_CORR_Multi_DC_DAC=cfg(102:102+24);
CAL9B =(double(cfg(94))*256+double(cfg(93)));
if (CAL9B>hex2dec('7FFF')) %Negative Value
        customerConfigParameters.CAL9B = - double(3.01*bitxor(CAL9B-1,hex2dec('FFFF'))/1024); %2s
complement for negative values
else % Positive Value
    customerConfigParameters.CAL9B = double(3.01*CAL9B/1024);
end
customerConfigParameters.CAL1OB_Freq = (double(cfg(96))*256+double(cfg(95)))/2;
customerConfigParameters.MaxPWRCaICoeffB = cfg(176:225);
if (cfg(37)==1)
    customerConfigParameters.PDET_Temp_Comp_Flag = 'DISABLED';
```

```
else
```

customerConfigParameters.PDET_Temp_Comp_Flag = 'ENABLED';
end
\% ATE Calibration Offset Zone Written
customerConfigParameters.ATE_CalibrationOffsetZoneWritten $=\operatorname{cfg}(436)$;
\% Only Available for FW 4.1
if (h.fwNum > 401.0)
$\%==============$ Wideband Operation Parameters=================
\% Linearization Operation Mode
customerConfigParameters.LinearizerOperationMode $=\operatorname{cfg}(351)$;
\% Customer Definable Guard Bin, if set to zero, use default value
customerConfigParameters.CustomerGuardBinEeprom $=\operatorname{cfg}(99)$;
\% Parameters used for Wideband Mode
customerConfigParameters.SemMeasBw_MHz = double(AdvConfParam(17))/2; \%2xSEM
Measurement Bandwidth in MHz
customerConfigParameters.LowerSemFreqA_MHz = double(Read8B_signed_EEPROM(cfg(18)))/2;
$\% 2 x$ LowerOffsetA in MHz from the Lower edge of the signal
customerConfigParameters.UpperSemFreqA_MHz = double(Read8B_signed_EEPROM $(\operatorname{cfg}(242))) / 2$;
$\% 2 x U p p e r O f f s e t A$ in MHz from the UpperLower edge of the signal
customerConfigParameters.LowerSemFreqB_MHz = double(Read8B_signed_EEPROM (cfg(241)))/2;
$\% 2 \times$ LowerOffsetB in MHz from the Lower edge of the signal
customerConfigParameters.UpperSemFreqB_MHz = double(Read8B_signed_EEPROM(cfg(243)))/2;
$\% 2 x U p p e r O f f s e t B$ in MHz from the Lower edge of the signal
\% PMU \& CCDF Parameters
customerConfigParameters.RFFB_Reference_Offset =
3.01*Read16B_signed_EEPROM(cfg(324),cfg(325))/1024;
customerConfigParameters.RFIN_Reference_Offset =
3.01*Read16B_signed_EEPROM(cfg(326),cfg(327))/1024;
customerConfigParameters.CCDF_Mode $=\operatorname{cfg}(316)$;
\% SEM Parameters
customerConfigParameters.SemMeasBw_MHz = double $(\operatorname{cfg}(17)) / 2 ; \% 2 \times S E M$ Measurement Bandwidth in MHz
customerConfigParameters.LowerSemFreqA_MHz = double(Read8B_signed_EEPROM(cfg(18)))/2;
$\% 2 x$ LowerOffsetA in MHz from the Lower edge of the signal
customerConfigParameters.UpperSemFreqA_MHz = double(Read8B_signed_EEPROM(cfg(242)))/2;
$\% 2 x U p p e r O f f s e t A$ in MHz from the UpperLower edge of the signal
customerConfigParameters.LowerSemFreqB_MHz = double(Read8B_signed_EEPROM (cfg(241)))/2;
$\% 2 x$ LowerOffsetB in MHz from the Lower edge of the signal
customerConfigParameters.UpperSemFreqB_MHz = double(Read8B_signed_EEPROM (cfg(243)))/2;
$\% 2 x U p p e r O f f s e t B$ in MHz from the Lower edge of the signal
customerConfigParameters.CustomerGuardBandEeprom $=\operatorname{cfg}(99)$;
\% Customer Configuration Parameter Checksum
customerConfigParameters.checksum=cfg(1024);
end

### 9.10. Convert 16 -bit Signed Values from EEPROM Example

 Codefunction [Signed_16Bits_value] = Convert16B_signed_EEPROM (LSB, M SB)
\%EEPROM is little Endian LSB MSB
Value $=$ double $($ MSB $) * 256+$ double(LSB);
if (Value>hex2dec('7FFF'))
Signed_16Bits_value=double(Value)-65536;
else
Signed_16Bits_value=double(Value);
end

### 9.11. Convert 8-bit Signed Values from EEPROM Example Code

function [Signed_8Bits_value] = Read8B_signed_EEPROM (value)
if (value>hex2dec('7F'))
Signed_8Bits_value=double(value)-256;
else
Signed_8Bits_value=double(value);
end

### 9.12. Convert 16 -bit Signed Values from Scratch Example Code

function [Signed_16Bits_value] = Convert16B_signed_Scratch(value)
\%Scratch is big Endian
if (value>hex2dec('7FFF')) \% Negative value
Signed_16Bits_value=double(value)-65536;
else \% Positive value
Signed_16Bits_value=double(value);
end
©2016 by Maxim Integrated Products, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. MAXIM INTEGRATED PRODUCTS, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. MAXIM ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering or registered trademarks of Maxim Integrated Products, Inc. All other product or service names are the property of their respective owners.


[^0]:    Abstract
    This document provides the information necessary to develop the hose software to communicate with the SC1894 by way of the Serial Peripheral Interface (SPI).

