5 V ECL 1:4 Clock Distribution Chip

MC10EL15, MC100EL15

Description

The MC10EL/100EL15 is a low skew 1:4 clock distribution chip designed explicitly for low skew clock distribution applications. The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 μF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.

The EL15 features a multiplexed clock input to allow for the distribution of a lower speed scan or test clock along with the high speed system clock. When LOW (or left open and pulled LOW by the input pulldown resistor) the SEL pin will select the differential clock input.

The common enable $(\overline{\text{EN}})$ is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control. The internal flip flop is clocked on the falling edge of the input clock, therefore all associated specification limits are referenced to the negative edge of the clock input.

The 100 series contains temperature compensation.

Features

- 50 ps Output-to-Output Skew
- Synchronous Enable/Disable
- Multiplexed Clock Input
- PECL Mode Operating Range:
 - $V_{CC} = 4.2 \text{ V to } 5.7 \text{ V with } V_{EE} = 0 \text{ V}$
- NECL Mode Operating Range:
 - $V_{CC} = 0 \text{ V}$ with $V_{EE} = -4.2 \text{ V}$ to -5.7 V
- Internal Input Pulldown Resistors on CLKs, SCLK, SEL, and EN.
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



ON Semiconductor®

www.onsemi.com



SOIC-16 D SUFFIX CASE 751B-05

MARKING DIAGRAMS*

A = Assembly Location

WL = Wafer Lot
 YY = Year
 WW = Work Week
 G = Pb-Free Package

*For additional marking information, refer to Application Note <u>AND8002/D</u>.

ORDERING INFORMATION

Device	Package	Shipping [†]
MC10EL15DR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC100EL15DG	SOIC-16 (Pb-Free)	48 Units/Tube
MC100EL15DR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 1. Logic Diagram and Pinout Assignment

Table 1. PIN DESCRIPTION

PIN	FUNCTION
CLK, CLK	ECL Diff Clock Inputs
SCLK	ECL Scan Clock Input
EN	ECL Sync Enable
SEL	ECL Clock Select Input
$Q_{0-3}, \overline{Q_{0-3}}$	ECL Diff Clock Outputs
V_{BB}	Reference Voltage Output
V _{CC}	Positive Supply
V _{EE}	Negative Supply

Table 2. FUNCTION TABLE

CLK*	SCLK*	SEL*	EN*	Q
L	Х	L	L	L
Н	Х	L	L	Н
X	L	Н	L	L
X	Н	Н	L	Н
X	Х	Х	Н	L(1)

Table 3. ATTRIBUTES

Characteristics	Value
Internal Input Pulldown Resistor	75 kΩ
Internal Input Pullup Resistor	N/A
ESD Protection Human Body Model Machine Model Charged Device Model	> 1 kV > 100 V 2 kV
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)	Level 1
Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in
Transistor Count	103
Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	·

^{1.} For additional information, see Application Note AND8003/D.

^{*}Pins will default low when left open.

1. On next negative transition of CLK or SCLK

Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	PECL Mode Power Supply	V _{EE} = 0 V		8	V
V _{EE}	NECL Mode Power Supply	V _{CC} = 0 V		-8	V
l _{out}	Output Current	Continuous Surge		50 100	mA
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V _{EE} = 0 V V _{CC} = 0 V	$\begin{array}{c} V_I \leq V_{CC} \\ V_I \geq V_{EE} \end{array}$	6 -6	V
I_{BB}	V _{BB} Sink/Source			± 0.5	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-16	130 75	°C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	SOIC-16	33 to 36	°C/W
T _{sol}	Wave Solder (Pb-Free)	<2 to 3 sec @ 260°C		265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 5. 10EL SERIES PECL DC CHARACTERISTICS ($V_{CC} = 5.0 \text{ V}$; $V_{EE} = 0.0 \text{ V}$ (Note 1))

			-40°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
I _{EE}	Power Supply Current		25	35		25	35		25	35	mA	
V _{OH}	Output HIGH Voltage (Note 2)	3920	4010	4110	4020	4105	4190	4090	4185	4280	mV	
V _{OL}	Output LOW Voltage (Note 2)	3050	3200	3350	3050	3210	3370	3050	3227	3405	mV	
V _{IH}	Input HIGH Voltage (Single-Ended)	3770		4110	3870		4190	3940		4280	mV	
V _{IL}	Input LOW Voltage (Single-Ended)	3050		3500	3050		3520	3050		3555	mV	
V _{BB}	Output Voltage Reference	3.57		3.7	3.65		3.75	3.69		3.81	V	
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 3)	2.5		4.6	2.5		4.6	2.5		4.6	V	
I _{IH}	Input HIGH Current			150			150			150	μΑ	
I _{IL}	Input LOW Current	0.5			0.5			0.3			μА	

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.06 V / -0.5 V.
 Outputs are terminated through a 50 Ω resistor to V_{CC} 2.0 V.
 V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP}min and 1 V.

Table 6. 10EL SERIES NECL DC CHARACTERISTICS (V_{CC} = 0 V; V_{EE} = -5.0 V (Note 1))

			-40°C 25°C				85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		25	35		25	35		25	35	mA
V _{OH}	Output HIGH Voltage (Note 2)	-1080	-990	-890	-980	-895	-810	-910	-815	-720	mV
V _{OL}	Output LOW Voltage (Note 2)	-1950	-1800	-1650	-1950	-1790	-1630	-1950	-1773	-1595	mV
V _{IH}	Input HIGH Voltage (Single-Ended)	-1230		-890	-1130		-810	-1060		-720	mV
V _{IL}	Input LOW Voltage (Single-Ended)	-1950		-1500	-1950		-1480	-1950		-1445	mV
V _{BB}	Output Voltage Reference	-1.43		-1.30	-1.35		-1.25	-1.31		-1.19	V
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 3)	-2.5		-0.4	-2.5		-0.4	-2.5		-0.4	V
I _{IH}	Input HIGH Current			150			150			150	μΑ
I _{IL}	Input LOW Current	0.5			0.5			0.3			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 1. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary +0.06 V / -0.5 V.
- 2. Outputs are terminated through a 50 Ω resistor to \overline{V}_{CC} 2.0 V.
- V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP}min and 1 V.

Table 7. 100EL SERIES PECL DC CHARACTERISTICS (V_{CC} = 5.0 V; V_{EE} = 0.0 V (Note 1))

			_40°C 25°C				85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		25	35		25	35		25	38	mA
V _{OH}	Output HIGH Voltage (Note 2)	3915	3995	4120	3975	4045	4120	3975	4050	4120	mV
V _{OL}	Output LOW Voltage (Note 2)	3170	3305	3445	3190	3295	3380	3190	3295	3380	mV
V _{IH}	Input HIGH Voltage (Single-Ended)	3835		4120	3835		4120	3835		4120	mV
V_{IL}	Input LOW Voltage (Single-Ended)	3190		3525	3190		3525	3190		3525	mV
V _{BB}	Output Voltage Reference	3.62		3.74	3.62		3.74	3.62		3.74	V
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 3)	2.5		4.6	2.5		4.6	2.5		4.6	V
I _{IH}	Input HIGH Current			150			150			150	μΑ
I _{IL}	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 1. Input and output parameters vary 1:1 with V $_{CC}$. V $_{EE}$ can vary +0.8 V / -0.5 V. 2. Outputs are terminated through a 50 Ω resistor to V $_{CC}$ 2.0 V.
- 3. V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP}min and 1 V.

Table 8. 100EL SERIES NECL DC CHARACTERISTICS ($V_{CC} = 0 \text{ V}$; $V_{EE} = -5.0 \text{ V}$ (Note 1))

			-40°C			25°C		85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		25	35		25	35		25	38	mA
V _{OH}	Output HIGH Voltage (Note 2)	-1085	-1005	-880	-1025	-955	-880	-1025	-955	-880	mV
V _{OL}	Output LOW Voltage (Note 2)	-1830	-1695	-1555	-1810	-1705	-1620	-1810	-1705	-1620	mV
V _{IH}	Input HIGH Voltage (Single-Ended)	-1165		-880	-1165		-880	-1165		-880	mV
V _{IL}	Input LOW Voltage (Single-Ended)	-1810		-1475	-1810		-1475	-1810		-1475	mV
V_{BB}	Output Voltage Reference	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 3)	-2.5		-0.4	-2.5		-0.4	-2.5		-0.4	V
I _{IH}	Input HIGH Current			150			150			150	μΑ
I _{IL}	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 1. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary +0.8 V / -0.5 V.
- 2. Outputs are terminated through a 50 Ω resistor to \overline{V}_{CC} 2.0 V.
- V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP}min and 1 V.

Table 9. AC CHARACTERISTICS ($V_{CC} = 5.0 \text{ V}$; $V_{EE} = 0.0 \text{ V}$ or $V_{CC} = 0 \text{ V}$; $V_{EE} = -5.0 \text{ V}$ (Note 1))

			-40°C		25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{MAX}	Maximum Toggle Frequency					1.25					GHz
t _{PLH} t _{PHL}	Propagation Delay CLK to Q (Diff) CLK to Q (SE) SCLK to Q	460 410 410		660 710 710	470 420 420		670 720 720	500 450 470		700 750 750	ps
t _{SKEW}	Part-to-Part Skew Within-Device Skew (Note 2)			200 50			200 50			200 50	ps
t _{JITTER}	Random Clock Jitter (RMS)					2.6					ps
t _S	Setup Time EN	150			150			150			ps
t _H	Hold Time EN	400			400			400			ps
V _{PP}	Input Swing (Note 3)	150		1000	150		1000	150		1000	mV
t _r t _f	Output Rise/Fall Times Q (20% – 80%)	325		575	325		575	325		575	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 1. 10 Series: V_{EE} can vary +0.06 V / -0.5 V. 100 Series: V_{EE} can vary +0.8 V / -0.5 V.
- 2. Skews are specified for identical LOW-to-HIGH or HIGH-to-LOW transitions.
- 3. V_{PP} (min) is minimum input swing for which AC parameters guaranteed. The device has a DC gain of \approx 40.




Figure 2. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices.)

Resource Reference of Application Notes

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AND8001/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design


AND8002/D - Marking and Date Codes

AND8020/D - Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices

MECHANICAL CASE OUTLINE



DATE 29 DEC 2006

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

 SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

 DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES			
DIM	MIN	MAX	MIN	MAX			
Α	9.80	10.00	0.386	0.393			
В	3.80	4.00	0.150	0.157			
C	1.35	1.75	0.054	0.068			
D	0.35	0.49	0.014	0.019			
F	0.40	1.25	0.016	0.049			
G	1.27	BSC	0.050 BSC				
7	0.19	0.25	0.008	0.009			
K	0.10	0.25	0.004	0.009			
M	0°	7°	0°	7°			
Р	5.80	6.20	0.229	0.244			
R	0.25	0.50	0.010	0.019			

STYLE 1: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	COLLECTOR BASE EMITTER NO CONNECTION EMITTER BASE COLLECTOR COLLECTOR BASE EMITTER NO CONNECTION EMITTER BASE COLLECTOR EMITTER COLLECTOR COLLECTOR COLLECTOR	2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE NO CONNECTION ANODE CATHODE CATHODE ANODE NO CONNECTION CATHODE CATHODE NO CONNECTION	STYLE 3: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16.	COLLECTOR, DYE #1 BASE, #1 EMITTER, #1 COLLECTOR, #1 COLLECTOR, #2 BASE, #2 EMITTER, #2 COLLECTOR, #2 COLLECTOR, #3 BASE, #3 EMITTER, #3 COLLECTOR, #3 COLLECTOR, #4 BASE, #4 EMITTER, #4 COLLECTOR, #4	STYLE 4: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16.	COLLECTOR, DYE COLLECTOR, #1 COLLECTOR, #2 COLLECTOR, #3 COLLECTOR, #3 COLLECTOR, #4 COLLECTOR, #4 EMITTER, #4 BASE, #3 EMITTER, #3 BASE, #2 EMITTER, #2 BASE, #1 EMITTER, #1	SOLDERING FOOTPRINT SX 6.40 H SX SX SX SX SX SX SX SX SX	
STYLE 5: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, DYE #1 DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #2 SOURCE, #3 GATE, #2 SOURCE, #1 SOURCE, #1	3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	STYLE 7: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15.	SOURCE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT SOURCE N-CH		16 0.£	16X 1.12	1.27 PITCH

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-16		PAGE 1 OF 1

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative