

Maxim > Design Support > Technical Documents > Application Notes > T/E Carrier and Packetized > APP 407

Keywords: hardware mode, T1, E1, T1/E1, LIU, line interface unit, software mode

# APPLICATION NOTE 407 DS2148/DS21348 Hardware Mode

#### Jun 06, 2003

Abstract: Application Note 407 provides a focused view of the functionality of the Dallas Semiconductor/Maxim DS2148/DS21348 selectable E1 or T1 line interface unit (LIU) in hardware mode along with references to software mode features to aid designers creating applications using hardware mode only.

### Introduction

There are two major modes of operation for the DS2148/DS21348: software and hardware mode. The "mode" refers to the method used to control the functionality of the device. Applications implementing software mode use a microcontroller's serial or parallel bus to communicate to the control registers contained in the DS2148/DS21348. In hardware mode, the functions of the serial/parallel communication bus pins are reassigned such that the pins' logic state provide direct control of the internal functionality of the DS2148/DS21348.

The DS2148 and DS21348 data sheets contain all the information required to implement the DS2148/DS21348 in designs using a T1 or E1 interface. The data sheets were written with the software mode user in mind and therefore contain information required to set up the DS2148/DS21348 using the control registers and the additional functionality available in software mode that is not available when using hardware mode.

This application note provides a focused view of the functionality of the DS2148/DS21348 in hardware mode along with references to software mode features to aid designers creating applications using hardware mode only.

## Should Hardware Mode Be Used?

The advantage of using the DS2148/DS21348 in hardware mode is that no microcontroller is required to control the functionality. Each application has specific requirements that determine whether or not hardware mode can be used. The primary consideration is whether or not any of the features available only in software mode are required in the application. Table 1 provides a list of all the software mode features that are totally eliminated in hardware mode. The register bit position and name is provided to allow ease in referencing the complete description of the functionality contained in the DS2148 and DS21348 data sheets.

## Hardware Mode Implementation

All the primary functions that require the ability to change are controlled by external pins in hardware mode. Table 2 provides a reference for the functionality of the software mode bit positions and the corresponding pin that is used in hardware mode to control the DS2148/348.

While some software controllable features are unavailable in hardware mode, the DS2148/DS21348 default functionality was carefully chosen to perform as expected in normal applications. Table 3 lists the features and their default operation in hardware mode. A complete description of the hardware mode functionality of each of the pins is provided in Table 4.

Figures 1, 2, and 3 provide block diagrams representative of the functionality of the DS2148/DS21348 in hardware mode and are similar to their software mode counterparts in the data sheets. In contrast to the block diagrams provided in the data sheets, the external pins of the DS2148/DS21348 replace references to the control registers. Software-mode-only functions have also been removed.

Although most DS2148/DS21348 applications implement software mode, hardware mode remains a viable option for many customers. Using this document along with the DS2148 and DS21348 data sheets provides the information required to get a hardware mode application up and running with minimal time and effort.

Table 1. Software mode features eliminated in hardware mode			
Position	Function		
CCR1.4	Error Counter Update Enable		
CCR1.2	TCLK to JACLK		
CCR1.1	TCLK to RCLK		
CCR1.0	Loss-of-Transmit Clock Mux Control		
CCR2.4	Custom Line Driver Select		
CCR3.6	Automatic Transmit Unframed All Ones		
CCR3.3	Transmit Loop Code Enable		
CCR3.2	Line Interface Reset		
CCR3.1	Insert BPV		
CCR3.0	Insert Bit Error		
CCR5.7	Backplane Clock Select 1		
CCR5.6	Backplane Clock Select 0		
CCR6.5	Automatic Remote Loopback Enable and Reset		
CCR6.3	RCLK Jitter Attenuator Bypass		
CCR6.2	Error Count Register Select 2		
CCR6.1	Error Count Register Select 1		
CCR6.0	Error Count Register Select 0		

### Table 2. Hardware mode pin control/register reference

Position	Pin	Function
CCR1.7	ETS	E1/T1 Select
CCR1.6	NRZE	NRZ Enable
CCR1.3	JAMUX	Jitter Attenuator Mux
CCR2.3	HBE Receive HDB3/B8ZS Enable	
CCR2.2	HBE	Transmit HDB3.B8ZS Enable
CCR2.1	CCR2.1 CES Transmit Clock Edge Select	
CCR2.0	CES	Receive Clock Edge Select
CCR3.7	TX0, TX1	Transmit Unframed All Ones
CCR3.5	TX0, TX1	Transmit Alternate Ones and Zeros
CCR3.4	TX0, TX1	Transmit Alternates Ones and Zeros
CCR4.7	L2	Line Build-Out Select Pin 2
CCR4.6	L1	Line Build-Out Select Pin 1
CCR4.5	LO	Line build-Out Select Pin 0
CCR4.4	EGL	Receive Equalizer Gain Limit
CCR4.3	JAS	Jitter Attenuator Select
CCR4.1	DJA	Disable Jitter Attenuator
CCR4.0	TPD Transmit Power-Down	
CCR5.5	MM1	Monitor Mode 1
CCR5.4	MM0	Monitor Mode 0
CCR5.3	SCLKE	Receive Synchronization Clock Enable
CCR5.2	SCLKE	Transmit Synchronization Clock Enable
CCR5.1	RT1	Receive Termination 1
CCR5.0	RT0	Receive Termination 0
CCR6.7	LOOP0, LOOP1	Local Loopback
CCR6.6	LOOP0, LOOP1	Remote Loopback
CCR6.4	LOOP0, LOOP1	Analog Loopback

#### Table 3. Hardware mode default functionality

Position	Function	Hardware Mode Function
CCR1.5	Receive Carrier Loss Alternate Criteria	RCL declared upon 255 (E1) or 192 (T1) consecutive zeros
CCR2.7	Pin 25 Select	Toggles high during a receive carrier loss condition
CCR2.5	Short Circuit Limit Disable	50mA current-limiter enabled
CCR4.2	Jitter Attenuator Buffer Depth Select	128 bits

### Table 4. Pin descriptions in hardware mode (sorted by pin name, DS2148/348T pin numbering)

Name	Pin	Туре	Function		
BIS0 BIS1	32 33	I	<b>Bus Interface Select Pins 0 and 1.</b> These pins are used to select the bus interface option. BISO = 1 and BIS1 = 1 selects the hardware mode.		
BPCLK	31	0	Backplane Clock. 16.384Mhz output		
CES	12	I	Receive & Transmit Clock Edge Select. Selects which RCLK edge to update RPOS and RNEG and which TCLK edge to sample TPOS and TNEG. D = update RNEG/RPOS on rising edge of RCLK; sample TPOS/TNEG on falling edge of TCLK 1 = update RNEG/RPOS on falling edge of RCLK; sample TPOS/TNEG on rising edge of TCLK		
DJA	8	I	Disable Jitter Attenuator ) = jitter attenuator enabled 1 = jitter attenuator disabled		
EGL	1	I	Receiver Equalizer Gain Limit. This bit controls the sensitivity of the receiver equalizer. EGL E1 (ETS = 0) 0 = -12 dB (short haul) 1 = -43 dB (long haul) EGL T1 (ETS = 1) 0 = -36 dB (long haul) 1 = -30 dB (limited long haul)		
ETS	2	I	E1/T1 Select ) = E1 I = T1		
HBE	11	I	Receive & Transmit HDB3/B8ZS Enable. 0 = enable HDB3 (E1) / B8ZS (T1) 1 = disable HDB3 (E1) / B8ZS (T1)		
HRST	29		Hardware Reset. Bringing HRST low resets the DS21348		
JAMUX	9	I	Jitter Attenuator MUX. Controls the source for JACLK.           E1 (ETS = 0)         JAMUX           MCLK = 2.048 MHz 0           T1 (ETS = 1)           MCLK = 2.048 MHz 1           MCLK = 1.544 MHz 0		
JAS	10	I	Jitter Attenuator Selector. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side		
LO	7	I	Image: First start         Image		

			1 1 0 -15 dB CSU		
			1 1 1 -22.5 dB CSU		
L1 L2	6 5				
LOOP0	16	I	Loopback Select Bits 0 & 1. These inputs determine the active loopback mode (if any).         LOOPB LOOPBACK         0       0        No Loopback         0       1       ALB       Analog Loopback         1       0       LLB       Local Loopback         1       1       PLR       Remote Loopback		
LOOP1	17		1 1 RLB Remote Loopback		
LOOPT	17		Master Clock A 2 048MHz (+500nm) clock source with TTL levels is applied at this nin. This clock is used		
MCLK	30	I	<b>Master Clock.</b> A 2.048MHz (±50ppm) clock source with TTL levels is applied at this pin. This clock is used internally for both clock/data recovery and for jitter attenuation. Use of a T1 1.544 MHz clock source is optional. G.703 requires an accuracy of ±50ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of ±32ppm for T1 interfaces.		
ММО	18	I	Monitor Node Select Pins 0 & 1. These inputs determine if the receive equalizer is in a monitor mode.         MMI INTERNAL GAIN BOOST         0       0       Normal operation (no boost)         0       1       20dB         1       0       26dB         1       1       32dB		
MM1	19				
NRZE	3	I	<ul> <li>NRZ Enable</li> <li>0 = Bipolar data at RPOS/RNEG and TPOS/TNEG</li> <li>1 = NRZ data at RPOS and TPOS or TNEG; RNEG outputs a positive outgoing pulse when device receives a BPV, CV, or EXZ.</li> </ul>		
PBEO	24	0	<b>PRBS</b> Pin Error Output. The receiver will constantly search for a QRSS (T1) or a 2 <sup>15</sup> - 1 (E1) PRBS depending on whether T1 or E1 mode is selected. Remains high if out of synchronization with the PRBS pattern. Goes low when synchronized to the PRBS pattern. Any errors in the received pattern after synchronization will cause a positive-going pulse (with same period as E1 or T1 clock) synchronous with RCLK.		
RCLK	40	0	<b>Receive Clock.</b> Buffered recovered clock from the line. Synchronous to MCLK in absence of signal at RTIP and RRING.		
RCL	25	0	Receive Carrier Loss. An output which will toggle high during a receive carrier loss.		
RNEG	39	0	<b>Receive Negative Data.</b> Updated on the rising edge (CES = 0) or the falling edge (CES = 1) of RCLK with the bipolar data out of the line interface. Set NRZE to a one for NRZ applications. In NRZ mode, data will be output on RPOS while a received error will cause a positive-going pulse synchronous with RCLK at RNEG.		
RPOS	38	0	<b>Receive Positive Data.</b> Updated on the rising edge (CES = 0) or the falling edge (CES = 1) of RCLK with bipolar data out of the line interface. Set NRZE to a one for NRZ applications. In NRZ mode, data will be output on RPOS while a received error will cause a positive-going pulse synchronous with RCLK at RNEG.		
			Receive LIU Termination Select Pins 0 & 1. These inputs determine the receive termination. INTERNAL RECEIVE		
			RT1 RT0 TERMINATION CONFIGURATION		
RT0	44	I	0 0 Internal receive-side termination disabled		
			0 1 Internal receive-side 120Ω enabled		
			1 0 Internal receive-side $100\Omega$ enabled		
DT4	00		1 1 Internal receive-side 75Ω enabled		
RT1	23		Reactive Tin and Ding. Apples inputs for sloply recovery signifier. These size correct dis a 4.4 for sloply recovery		
RTIP	27	I	<b>Receive Tip and Ring.</b> Analog inputs for clock recovery circuitry. These pins connect via a 1:1 transformer to the line.		
RRING	28				
SCLKE	4	I	<b>Receive and Transmit Synchronization Clock Enable.</b> 0 = disable 2.048MHz synchronization transmit and receive mode 1 = enable 2.048MHz synchronization transmit and receive mode		

TCLK	43	I	Transmit Clock. A 2.048MHz or 1.544MHz primary clock. Used to clock data through the transmit side formatter.		
TEST	26	I	<b>ri-State Control.</b> Set high to tri-state all outputs and I/O pins. Set low for normal operation. Useful in board evel testing.		
TNEG	42	I	<b>Transmit Negative Data.</b> Sampled on the falling edge (CES = 0) or the rising edge (CES = 1) of TCLK for lata to be transmitted out onto the line.		
TPD	13	I	<b>Fransmit Power-Down</b> ) = normal transmitter operation 1 = powers down the transmitter and tri-states the TTIP and TRING pins		
TPOS	41	I	<b>Transmit Positive Data.</b> Sampled on the falling edge (CES = 0) or the rising edge (CES = 1) of TCLK for lata to be transmitted out onto the line.		
TTIP	34	0	Transmit Tip and Ring [TTIP and TRING]. Analog line-driver outputs. These pins connect via a step-up ransformer to the line.		
TRING	37				
TX0	14	I	Transmit Data Source Select Pins 0 & 1. These inputs determine the source of the transmit data.TX1TX0SYMBOLTRANSMIT DATA00TPOS & TNEG01TPRBSETransmit PRBS10TAOZTransmit Alternating Ones and Zeros11TUA1Transmit Unframed All Ones		
TX1	15				
V <sub>DD</sub>	21, 36		<b>Positive Supply.</b> DS2148 = 5.0V ±5%; DS21348 = 3.3V ±5%		
VSM	20	I	Voltage Supply Mode. DS2148 = connect to V <sub>DD</sub> . DS21348 = connect to V <sub>SS</sub> .		
V <sub>SS</sub>	22, 35		Signal Ground		




Figure 1. DS2148/DS21348 hardware mode block diagram.




Figure 2. DS2148/DS21348 hardware mode receive logic.




Figure 3. DS2148/DS21348 hardware mode transmit logic.

Related Parts				
DS21348	3.3V E1/T1/J1 Line Interface	Free Samples		
DS2148	5V E1/T1/J1 Line Interface			

More Information For Technical Support: http://www.maximintegrated.com/support For Samples: http://www.maximintegrated.com/samples Other Questions and Comments: http://www.maximintegrated.com/contact Application Note 407: http://www.maximintegrated.com/an407 APPLICATION NOTE 407, AN407, AN 407, APP407, Appnote407, Appnote 407 Copyright © by Maxim Integrated Products Additional Legal Notices: http://www.maximintegrated.com/legal