Constant Current Buck Boosting Inverting Switching Regulator for HB-LEDs

1.5 A

The NCP3065 is a monolithic switching regulator designed to deliver constant current for powering high brightness LEDs. The device has a very low feedback voltage of 235 mV (nominal) which is used to regulate the average current of the LED string. In addition, the NCP3065 has a wide input voltage up to 40 V to allow it to operate from 12 Vac or 12 Vdc supplies commonly used for lighting applications as well as unregulated supplies such as Lead Acid batteries. The device can be configured in a controller topology with the addition of an external transistor to support higher LED currents beyond the 1.5 A rated switch current of the internal transistor. The NCP3065 switching regulator can be configured in Step–Down (Buck) and Step–Up (boost) topologies with a minimum number of external components.

Features

- Integrated 1.5 A Switch
- Input Voltage Range from 3.0 V to 40 V
- Low Feedback Voltage of 235 mV
- Cycle-by-Cycle Current Limit
- No Control Loop Compensation Required
- Frequency of Operation Adjustable up to 250 kHz
- Operation with All Ceramic Output Capacitors or No Output Capacitance
- Analog and Digital PWM Dimming Capability
- Internal Thermal Shutdown with Hysteresis
- Automotive Version Available

Applications

- Automotive and Marine Lighting
- High Power LED Driver
- Constant Current Source
- Low Voltage LED Lighting (Landscape, Path, Solar, MR16 Replacement)




Figure 1. Typical Buck Application Circuit



ON Semiconductor®

http://onsemi.com

	MARKING DIAGRAMS		
8 1 SOIC-8 D SUFFIX CASE 751	A A A 3065 ALYW■ 1 U U U U	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
PDIP-8 P, P1 SUFFIX CASE 626	<u>ҚҚ</u> ДД NCP3065 > AWL _ YYWWG 	LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL	
DFN-8 MN SUFFIX CASE 488	0 NCP 3065 ALYW •	○ _{NCV} 3065 ALYW • •	
A L, WL Y, YY W, WW G or ■ (Note: Micros	 Assembly L Wafer Lot Year Work Week Pb-Free Pa lot may be in either 	ckage	

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 15 of this data sheet.







Figure 3. Pin Connections





PIN DESCRIPTION

Pin No.	Pin Name	Description
1	Switch Collector	Internal Darlington switch collector
2	Switch Emitter	Internal Darlington switch emitter
3	Timing Capacitor	Timing Capacitor Oscillator Input, Timing Capacitor
4	GND	Ground pin for all internal circuits
5	Comparator Inverting Input	Inverting input pin of internal comparator
6	V _{CC}	Voltage supply
7	I _{pk} Sense	Peak Current Sense Input to monitor the voltage drop across an external resistor to limit the peak current through the circuit
8	N.C.	Pin not connected

MAXIMUM RATINGS (measured vs. pin 4, unless otherwise noted)

Rating	Symbol	Value	Unit
V _{CC} (Pin 6)	V _{CC}	0 to +40	V
Comparator Inverting Input (Pin 5)	V _{CII}	–0.2 to +V _{CC}	V
Darlington Switch Collector (Pin 1)	V _{SWC}	0 to +40	V
Darlington Switch Emitter (Pin 2) (Transistor OFF)	V _{SWE}	-0.6 to +V _{CC}	V
Darlington Switch Collector to Emitter (Pins 1-2)	V _{SWCE}	0 to +40	V
Darlington Switch Current	I _{SW}	1.5	А
I _{pk} Sense (Pin 7)	V _{IPK}	-0.2 to V _{CC} + 0.2	V
Timing Capacitor (Pin 3)	V _{TCAP}	-0.2 to +1.4	V

Power Dissipation and Thermal Characteristics

PDIP-8 Thermal Resistance Junction-to-Air	R_{\thetaJA}	100	°C/W
SOIC-8 Thermal Resistance Junction-to-Air	$R_{ hetaJA}$	180	°C/W
DFN-8 Thermal Resistance Junction-to-Air Thermal Resistance Junction-to-Case	${f R}_{ heta JA} {f R}_{ heta JC}$	78 14	°C/W
Storage Temperature Range	T _{STG}	-65 to +150	°C
Maximum Junction Temperature	T _{J(MAX)}	+150	°C
Operating Junction Temperature Range (Note 3) NCP3065, NCV3065	TJ	-40 to +125	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. This device series contains ESD protection and exceeds the following tests:

Pin 1–8: Human Body Model 2000 V per AEC Q100–002; 003 or JESD22/A114; A115 Machine Model Method 200 V

2. This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78.

3. The relation between junction temperature, ambient temperature and Total Power dissipated in IC is $T_J = T_A + R_{\theta \bullet} P_D$


4. The pins which are not defined may not be loaded by external signals

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V, T_J = -40°C to +125°C, unless otherwise specified)

Characteristic	Conditions	Symbol	Min	Тур	Мах	Unit
OSCILLATOR		•				
Frequency	$ (VPin 5 = 0 V, CT = 2.2 nF, \\ T_J = 25^\circ C) $	fosc	110	150	190	kHz
Discharge to Charge Current Ratio	(Pin 7 to V _{CC} , T _J = 25°C)	I _{DISCHG} / I _{CHG}	5.5	6.0	6.5	-
Capacitor Discharging Current	(Pin 7 to V _{CC} , T _J = 25°C)	I _{DISCHG}		1650		μΑ
Capacitor Charging Current	(Pin 7 to V _{CC} , T _J = 25°C)	I _{CHG}		275		μΑ
Current Limit Sense Voltage	(T _J = 25°C) (Note 6)	V _{IPK(Sense)}	165	185	235	mV
OUTPUT SWITCH (Note 5)						
Darlington Switch Collector to Emitter Voltage Drop	(I _{SW} = 1.0 A, T _J = 25°C) (Note 5)	V _{SWCE(DROP)}		1.0	1.3	V
Collector Off-State Current	(V _{CE} = 40 V)	I _{C(OFF)}		0.01	100	μA
COMPARATOR						-
Threshold Voltage	$T_J = 25^{\circ}C$	V _{TH}		235		mV
	T _J = 0 to +85°C			±5		%
	$T_{\rm J} = -40^{\circ}{\rm C} \text{ to } +125^{\circ}{\rm C}$	V _{TH}	-10		+10	%
Threshold Voltage Line Regulation	(V _{CC} = 3.0 V to 40 V)	REG _{LINE}	-6.0		6.0	mV
Input Bias Current	(V _{in} = V _{th})	I _{CII in}	-1000	-100	1000	nA
TOTAL DEVICE						
Supply Current	$ (V_{CC} = 5.0 \text{ V to 40 V}, \\ CT = 2.2 \text{ nF}, \text{ Pin 7} = V_{CC}, \\ V\text{Pin 5} > V_{th}, \text{ Pin 2} = \text{GND}, \\ \text{remaining pins open} $	Icc			7.0	mA
Thermal Shutdown Threshold				160		°C
Hysteresis		1		10		°C

5. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.

6. The VIPK(Sense) Current Limit Sense Voltage is specified at static conditions. In dynamic operation the sensed current turn-off value depends on comparator response time and di/dt current slope. See the Operating Description section for details.
7. NCV prefix is for automotive and other applications requiring site and change control.






Figure 7. Emitter Follower Configuration Output Darlington Switch Voltage Drop vs. Temperature




Figure 9. Emitter Follower Configuration Output Darlington Switch Voltage Drop vs. Emitter Current

1.25 $V_{CC} = 5.0 V$ 1.20 1.20 1.15 1.10 1.10 $I_C = 1 A$ 1.05 1.0 -50 0 50 100 150 T_J, JUNCTION TEMPERATURE (°C)

C_T = 2.2 nF


T_J = 25°C

29


34

38 40

Figure 8. Common Emitter Configuration Output Darlington Switch Voltage Drop vs. Temperature







V_{CC}, SUPPLY VOLTAGE (V) Figure 13. Standby Supply Current vs. Supply Voltage

INTRODUCTION

The NCP3065 is a monolithic power switching regulator optimized for LED Driver applications. Its flexible architecture enables the system designer to directly implement a step-up or step-down topology with a minimum number of external components for driving LEDs. A representative block diagram is shown in Figure 4.

OPERATING DESCRIPTION

The NCP3065 operates as a fixed oscillator frequency output voltage ripple gated regulator. In general, this mode of operation is somewhat analogous to a capacitor charge pump and does not require dominant pole loop compensation for converter stability. The typical operating waveforms are shown in Figure 14. The output voltage waveform shown is for a step-down converter with the ripple and phasing exaggerated for clarity. During initial converter startup, the feedback comparator senses that the output voltage level is below nominal. This causes the output switch to turn on and off at a frequency and duty cycle controlled by the oscillator, thus pumping up the output filter capacitor. When the feedback voltage level reaches nominal comparator value, the output switch cycle is inhibited. When the load current causes the output voltage to fall below the nominal value feedback comparator enables switching immediately. Under these conditions, the output switch conduction can be enabled for a partial oscillator cycle, a partial cycle plus a complete cycle, multiple cycles, or a partial cycle plus multiple cycles.

Oscillator

The oscillator frequency and off-time of the output switch are programmed by the value of the timing capacitor C_T . Capacitor C_T is charged and discharged by a 1 to 6 ratio internal current source and sink, generating a positive going sawtooth waveform at Pin 3. This ratio sets the maximum $t_{ON}/(t_{ON}+t_{OFF})$ of the switching converter as 6/(6+1) or 85.7% (typical). The oscillator peak and valley voltage difference is 500 mV typically. To calculate the C_T capacitor value for required oscillator frequency, use the equations found in Figure 22. An online NCP3065 design tool can be found at www.onsemi.com, which adds in selecting component values.





Figure 14. Typical Operating Waveforms

Peak Current Sense Comparator

Under normal conditions, the output switch conduction is initiated by the Voltage Feedback comparator and terminated by the oscillator. Abnormal operating conditions occur when the converter output is overloaded or when feedback voltage sensing is lost. Under these conditions, the Ipk Current Sense comparator will protect the Darlington output Switch. The switch current is converted to a voltage by inserting a fractional ohm resistor, RSC, in series with V_{CC} and the Darlington output switch. The voltage drop across R_{SC} is monitored by the Current Sense comparator. If the voltage drop exceeds 200 mV (nom) with respect to V_{CC} , the comparator will set the latch and terminate the output switch conduction on a cycle-by-cycle basis. This Comparator/Latch configuration ensures that the Output Switch has only a single on-time during a given oscillator cycle.



The $V_{IPK(Sense)}$ Current Limit Sense Voltage threshold is specified at static conditions. In dynamic operation the sensed current turn-off value depends on comparator response time and di/dt current slope.

Real V_{turn-off} on R_{sc} resistor

 $V_{turn_off} = V_{ipk(sense)} + Rsc \cdot (t_delay \cdot di/dt)$

Typical I_{pk} comparator response time t_delay is 350 ns. The di/dt current slope is dependent on the voltage difference across the inductor and the value of the inductor. Increasing the value of the inductor will reduce the di/dt slope.


It is recommended to verify the actual peak current in the application at worst conditions to be sure that the max peak current will never get over the 1.5 A Darlington Switch Current max rating.

Thermal Shutdown

Internal thermal shutdown circuitry is provided to protect the IC in the event that the maximum junction temperature is exceeded. When activated, typically at 165°C, the Darlington Output Switch is disabled. The temperature sensing circuit is designed with some hysteresis. The Darlington Switch is enabled again when the chip temperature decreases under the low threshold. This feature is provided to prevent catastrophic failures from accidental device overheating. It is not intended to be used as a replacement for proper heatsinking.

LED Dimming

The COMP pin of the NCP3065 is used to provide dimming capability. In digital input mode the PWM input signal inhibits switching of the regulator and reduces the average current through the LEDs. In analog input mode a PWM input signal is RC filtered and the resulting voltage is summed with the feedback voltage thus reduces the average current through the LEDs. Figure 15 illustrated the linearity of the digital dimming function with a 200 Hz digital PWM. For further information on dimming control refer to application note AND8298.



No Output Capacitor Operation

A constant current buck regulator such as the NCP3065 focuses on the control of the current through the load, not the voltage across it. The switching frequency of the NCP3065 is in the range of 100–250 kHz which is much higher than the human eye can detect. This allows us to relax the ripple current specification to allow higher peak to peak values. This is achieved by configuring the NCP3065 in a continuous conduction buck configuration with low peak to peak ripple thus eliminating the need for an output filter capacitor. The important design parameter is to keep the peak current below the maximum current rating of the LED. Using 15% peak to peak ripple results in a good compromise between achieving max average output current without exceeding the maximum limit. This saves space and reduces part count for applications that require a compact footprint. (Example: See Figure 17) See application note AND8298 for more information.

Output Switch

The output switch is designed in a Darlington configuration. This allows the application designer to operate at all conditions at high switching speed and low voltage drop. The Darlington Output Switch is designed to switch a maximum of 40 V collector to emitter voltage and current up to 1.5 A.

APPLICATIONS

Figures 16 through 24 show the simplicity and flexibility of the NCP3065. Two main converter topologies are demonstrated with actual test data shown below each of the circuit diagrams.

Figure 16 gives the relevant design equations for the key parameters. Additionally, a complete application design aid for the NCP3065 can be found at www.onsemi.com.

(See Notes 8, 9, 10)	Step-Down	Step-Up
ton toff	Vout + VF Vin - VSWCE - Vout	$\frac{V_{OUt} + V_{F} - V_{in}}{V_{in} - V_{SWCE}}$
t _{on}	$\frac{\frac{\frac{t_{on}}{t_{off}}}{f\left(\frac{t_{on}}{t_{off}}+1\right)}$	$\frac{\frac{t_{on}}{t_{off}}}{f\left(\frac{t_{on}}{t_{off}}+1\right)}$
CT	$CT = \frac{381.6 \cdot 10}{f_{OSC}}$	$\frac{1}{2}$ - 343 · 10 ⁻¹²
I _{L(avg)}	lout	$I_{out}\left(\frac{t_{on}}{t_{off}}+1\right)$
I _{pk} (Switch)	$I_{L(avg)} + \frac{\Delta I_{L}}{2}$	$I_{L(avg)} + \frac{\Delta I_{L}}{2}$
R _{SC}	0.20 Ipk (Switch)	0.20 Ipk (Switch)
L	$\left(\frac{V_{in} - V_{SWCE} - V_{out}}{\Delta I_L}\right) t_{on}$	$\left(\frac{V_{in} - V_{SWCE}}{\Delta I_L}\right) t_{on}$
V _{ripple(pp)}	$\Delta I_{L} \sqrt{\left(\frac{1}{8 f C_{O}}\right)^{2} + (ESR)^{2}}$	$\approx \frac{t_{OO} \ l_{OUt}}{C_{O}} + \Delta I_{L} \cdot ESR$
V _{out}	$V_{TH}\left(\frac{R_2}{R_1} + 1\right)$	$V_{TH}\left(\frac{R_2}{R_1}+1\right)$
l _{out}	V _{ref} /R _{sense}	V _{ref} /R _{sense}

V_{SWCE} – Darlington Switch Collector to Emitter Voltage Drop, refer to Figures 7, 8, 9 and 10.
 V_F – Output rectifier forward voltage drop. Typical value for 1N5819 Schottky barrier rectifier is 0.4 V.

10. The calculated ton/toff must not exceed the minimum guaranteed oscillator charge to discharge ratio.

Figure 16. Design Equations

The Following Converter Characteristics Must Be Chosen:

Vin – Nominal operating input voltage.


Vout - Desired output voltage.

Iout - Desired output current.

 ΔI_L – Desired peak-to-peak inductor ripple current. For maximum output current it is suggested that ΔI_L be chosen to be less than 10% of the average inductor current IL(avg). This will help prevent Ipk (Switch) from reaching the current limit threshold set by R_{SC}. If the design goal is to use a minimum inductance value, let $\Delta I_L = 2(I_{L(avg)})$. This will proportionally reduce converter output current capability.

f – Maximum output switch frequency.

 $V_{ripple(pp)}$ – Desired peak-to-peak output ripple voltage. For best performance the ripple voltage should be kept to a low value since it will directly affect line and load regulation. Capacitor Co should be a low equivalent series resistance (ESR) electrolytic designed for switching regulator applications.



This design illustrates the NCP3065 being used as a PFET controller, the design has been optimized for continuous current operation with low ripple which allows the output filter capacitor to be eliminated. Figure 20 illustrates the

efficiency with 1 and 2 LEDs and output currents of 350 mA and 700 mA. Additional data and design information can be found of this design in Application Note AND8298.

Value of Components			
Name	Value		
C1, C4	100 nF, Ceramic Capacitor, 1206		
C2	220 μF , 50 V, Electrolytic Capacitor		
C3	1.8 nF, Ceramic Capacitor, 0805		
C5	100 pF, Ceramic Capacitor, 0805		
D1	1 A, 40 V Schottky Rectifier		
D2	MMSD4148		
L1	470 μ H, DO5022P–474ML Coilcraft Inductor		
Q4	NTF2955, P-MOSFET, SOT223		

Name	Value
Q5	MMBT3904LT1G, SOT23
R1	100 mΩ, 0.5 W
R8	15 k, resistor 0805
R9	10 k Ω , resistor 0805
R10, R15	1 kΩ, resistor 0805
R11	1.2 kΩ, resistor 0805
R12	R _{SENSE} ±1%, 1206
U1	NCP3065, SOIC8

NOTE: R_{SENSE} is used to select LED output current, for 350 mA use 680 m Ω , for 700 mA use 330 m Ω and for 1000 mA use 220 m Ω

Test Results (without output capacitor)

Test	Condition	Results
Line Regulation	V _{in} = 9 V to 19 V, I _o = 350 mA	12 mA
Load Regulation	V_{in} = 12 V, I _o = 350 mA, V _o = 3 V to 8 V	13 mA
Output Ripple	V _{in} = 9 V to 19 V, I _o = 350 mA	< 15% l _O
Efficiency	V_{in} = 12 V, I_o = 350 mA, V_{OUT} = 3 to 8 V	> 75%




Figure 18. 1.5 A Buck Demoboard Layout




Figure 19. Efficiency vs. Input Voltage for the 1.5 A Buck Demo Board at I_{out} = 700 mA, T_A = 25°C, Without Output Capacitor




Figure 20. Efficiency vs. Input Voltage for the 1.5 A Buck Demo Board at I_{out} = 350 mA, T_A = 25°C, with 100 μ F Output Capacitor




Figure 21. Efficiency vs. Input Voltage for the 1.5 A Buck Demo Board at I_{out} = 700 mA, T_A = 25°C, with 100 μ F Output Capacitor




Figure 22. Boost Demo Board Application Schematic

Value of Components

Name	Value	
C1	100 μ F/50 V, Electrolytic Capacitor	
C2, C5	100 nF, Ceramic Capacitor, 1206	
C3	220 µF/50 V, Electrolytic Capacitor	
C4	2.2 nF, Ceramic Capacitor, 0805	
D1	MBRS140LT3G, Schottky diode	
D2	MMSZ36VT1G, Zener diode	
L1	100 µH, DO3340P-104ML Coilcraft Inductor	

Name	Value
Q2	BC817–LT1G, SOT23
R1	150 m Ω , resistor 0.5 W
R8	1 k, resistor 0805
R9	Load current sense resistor, 1206
R10	1.2 k, resistor 0805
U1	NCP3065, SOIC8

Test Results

Test	Condition	Results
Line Regulation	V_{in} = 10 V to 20 V, V_o = 22 V, I_{OAVG} = 350 mA	25 mA
Output Ripple	V_{in} = 8 V to 20 V, V_o = 22 V, I_{OAVG} = 350 mA	50 mA
Efficiency	V _{in} = 10 to 20 V, I _{OAVG} = 350 mA	> 83 %




Figure 23. Boost Demoboard Layout





Figure 24. Efficiency vs. Input Voltage for the Boost Demo Board at I_{OUT} = 350 mA, V_{OUT} = 22 V (6xLED with V_F = 3.6 V), T_A = 25°C



Value of Components

Name	Value		
C1	100 μ F, 50 V, Electrolytic Capacitor		
C1, C4, C8	100 nF, Ceramic Capacitor, 1206		
C2, C6	220 μF, 50 V, Electrolytic Capacitor		
C3	2.2 nF, Ceramic Capacitor, 0805		
C5	100 pF, Ceramic Capacitor, 0805		
C7	1 μF / 50 V, Ceramic Capacitor, 1206		
D1	MBRS540LT3G, Schottky Diode		
D2	MMSD4148T1G, Diode		
L1	22 μΗ		
Q2	BC817-LT1G, SOT23		

Name	Value		
Q4	MTB30P06V, P-MOS transistor		
Q5	MMBT3904LT1G		
R1	40 mΩ, Resistor 0.5 W		
R8	6k8, Resistor 0805		
R9	10k, Resistor 0805		
R10	1k, Resistor 0805		
R11	1k2, Resistor 0805		
R12, R16	150 mΩ, Resistor 0.5 W		
U1	NCP3065, SOIC8		

Test Results

Test	Condition	Results
Line Regulation	V _{in} = 8 V to 19 V, I _o = 3000 mA	< 6%
Output Ripple	V _{in} = 12 V, I _o = 3000 mA	< 6%
Efficiency	V _{in} = 12 V, I _o = 3000 mA	> 78%
Short Circuit Current	V_{in} = 12 V, Rload = 0.15 Ω	






Figure 26. 3 A Buck Demoboard Layout






ORDERING INFORMATION

Device	Package	Shipping [†]
NCP3065MNTXG	DFN-8 (Pb-Free)	4000 Units / Tape & Reel
NCP3065PG	PDIP-8 (Pb-Free)	50 Units / Rail
NCP3065DR2G	SOIC-8 (Pb-Free)	2500 Units / Tape & Reel
NCV3065MNTXG	DFN-8 (Pb-Free)	4000 Units / Tape & Reel
NCV3065PG	PDIP-8 (Pb-Free)	50 Units / Rail
NCV3065DR2G	SOIC-8 (Pb-Free)	2500 Units / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON15232D Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN8, 4X4, 0.8P		PAGE 1 OF 1
ON Semiconductor and 🔟 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the aviitibility of the applications or used representation or guarantee regarding			

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





A = Assembly Location

- WL = Wafer Lot
- YY = Year
- WW = Work Week
- G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot " ■", may or may not be present.







*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the				

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER EMITTER 5. BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: CATHODE 1 PIN 1. 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC COMMON CATHODE/VCC 3 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND 8. STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 DRAIN 1 7. 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-8 NB	PAGE 2 OF	
ON Semiconductor and 🔟 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the			

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.

8

rights of others

COLLECTOR, #1

COLLECTOR, #1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative