

MOSFET – N & P-Channel, POWERTRENCH®

20 V

FDC6420C

General Description

These N & P-Channel MOSFETs are produced using **onsemi**'s advanced POWERTRENCH process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices have been designed to offer exceptional power dissipation in a very small footprint for applications where the bigger more expensive SO–8 and TSSOP–8 packages are impractical.

Features

- 01 3.0 A, 20 V
 - $R_{DS(on)} = 70 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$
 - $R_{DS(on)} = 95 \text{ m}\Omega @ V_{GS} = 2.5 \text{ V}$
- *Q2* -2.2 A, -20 V
 - $R_{DS(on)} = 125 \text{ m}\Omega @ V_{GS} = -4.5 \text{ V}$
 - $R_{DS(on)} = 190 \text{ m}\Omega$ @ $V_{GS} = -2.5 \text{ V}$
- Low Gate Charge
- High Performance Trench Technology for Extremely Low R_{DS(on)}
- SUPERSOT[™] -6 Package: Small Footprint (72% Smaller than SO-8); Low Profile (1 mm Thick)
- This is a Pb-Free Device

Applications

- DC-DC Converter
- Load Switch
- LCD Display Inverter

	V _{DSS}	R _{DS(ON)} MAX	I _D MAX
Q1	20 V	70 mΩ @ 4.5 V	3.0 A
		95 mΩ @ 2.5 V	
Q2	–20 V	125 mΩ @ –4.5 V	-2.2 A
		190 mΩ @ –2.5 V	




TSOT23 6-Lead (SUPERSOT-6) CASE 419BL

MARKING DIAGRAM



420 = Device Code M = Date Code

PIN ASSIGNMENT



ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.

1

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^{\circ}C$ unless otherwise noted.)

Symbol	Parameter	Q1	Q2	Unit	
V _{DSS}	Drain-Source Voltage	20	-20	V	
V _{GSS}	Gate-Source Voltage	±12	±12	V	
I _D	Drain Current – Continuous (Note 1a)	3.0	-2.2	Α	
	Drain Current – Pulsed	12	-6		
P _D	Power Dissipation for Single Operation (Note 1a)		0.96		W
	(Note 1b)		0.9		
		0.	7		
T _J , T _{STG}	Operating and Storage Junction Temperature Range		−55 to	+150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{ heta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	130	°C/W
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	60	°C/W

^{1.} $R_{\theta JA}$ is the sum of the junction–to–case and case–to–ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a. 130°C/W when mounted on a 0.125 in² pad of 2 oz. copper.



b. 140°C/W when mounted on a 0.004 in² pad of 2 oz. copper.



c. 180°C/W when mounted on a minimum pad.

Symbol	Parameter	Test Conditions		Min	Тур	Max	Unit
OFF CHARA	CTERISTICS				•		
_ 1 000	Drain-Source Breakdown	Q1	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	20	_	_	V
	Voltage	Q2	$V_{GS} = 0 \text{ V, } I_D = -250 \mu\text{A}$	-20	_	_	
ΔBV_{DSS}		Q1	I _D = 250 μA, Ref. to 25°C	-	13	_	mV/°C
ΔT_{J}		Q2	$I_D = -250 \mu A$, Ref. to $25^{\circ}C$	-	-11	_	
I _{DSS}	I _{DSS} Zero Gate Voltage Drain Current	Q1	V _{DS} = 16 V, V _{GS} = 0 V	-	-	1	μΑ
		Q2	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$	-	_	-1	
I _{GSSF}	Gate-Body Leakage, Forward	Gate–Body Leakage, Forward Q1 V _{GS} =	V _{GS} = 12 V, V _{DS} = 0 V	-	_	100	nA
		Q2	V _{GS} = 12 V, V _{DS} = 0 V	-	_	100	
I _{GSSR}	Gate-Body Leakage, Reverse	Q1	$V_{GS} = -12 \text{ V}, V_{DS} = 0 \text{ V}$	-	_	-100	nA
		Q2	$V_{GS} = -12 \text{ V}, V_{DS} = 0 \text{ V}$	-	_	-100	
ON CHARAC	CTERISTICS (Note 2)						
V _{GS(th)}	Gate Threshold Voltage	Q1	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	0.5	0.9	1.5	V
		Q2	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-0.6	-1.0	-1.5	
$\Delta V_{GS(th)}$	Gate Threshold Voltage	Q1	I _D = 250 μA, Ref. to 25°C	-	-3	_	mV/°C
ΔT_{J}	Temperature Coefficient		I _D = -250 μA, Ref. to 25°C	-	-3	_	

FDC6420C

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted.) (continued)

Symbol	Parameter	Test Conditions			Тур	Max	Unit
ON CHARAC	CTERISTICS (Note 2)	•			•		
R _{DS(on)}	Static Drain–Source	Q1	V _{GS} = 4.5 V, I _D = 3.0 A	-	50	70	mΩ
On	On–Resistance		V _{GS} = 2.5 V, I _D = 2.5 A	-	66	95	
			V _{GS} = 4.5 V, I _D = 3.0 A, T _J = 125°C	_	71	106	
		Q2	$V_{GS} = -4.5 \text{ V}, I_D = -2.2 \text{ A}$	-	100	125	
			$V_{GS} = -2.5 \text{ V}, I_D = -1.8 \text{ A}$	-	145	190	
			$V_{GS} = -4.5 \text{ V}, I_D = -2.2 \text{ A}, T_J = 125^{\circ}\text{C}$	-	137	184	
I _{D(on)}	On–State Drain Current	Q1	V _{GS} = 4.5 V, V _{DS} = 5 V	12	-	-	Α
, ,		Q2	$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$	-6	-	-	
9FS	Forward Transconductance	Q1	V _{DS} = 5 V, I _D = 2.5 A	_	10	-	S
			$V_{DS} = -5 \text{ V}, I_{D} = -2.0 \text{ A}$	-	6	_	
YNAMIC C	HARACTERISTICS						
C _{iss}	Input Capacitance	Q1	V _{DS} = 10 V, V _{GS} = 0 V, f = 1.0 MHz	-	324	-	pF
		Q2	V _{DS} = -10 V, V _{GS} = 0 V, f = 1.0 MHz	_	337	-	
C _{oss}	Output Capacitance	Q1	V _{DS} = 10 V, V _{GS} = 0 V, f = 1.0 MHz	_	82	-	
		Q2	V _{DS} = -10 V, V _{GS} = 0 V, f = 1.0 MHz	_	88	-	
C _{rss} Reverse	Reverse Transfer Capacitance	Q1	V _{DS} = 10 V, V _{GS} = 0 V, f = 1.0 MHz	_	42	-	
			V _{DS} = -10 V, V _{GS} = 0 V, f = 1.0 MHz	-	51	-	
WITCHING	CHARACTERISTICS (Note 2)	•			•		
t _{d(on)}	t _{d(on)} Turn–On Delay Time	Q1	For Q1:	-	5	10	ns
		Q2	$V_{DS} = 10 \text{ V, } I_{DS} = 1 \text{ A,}$ $V_{GS} = 4.5 \text{ V, } R_{GEN} = 6 \Omega$	_	9	18	
t _r	Turn-On Rise Time	Q1	For Q2: V _{DS} = -10 V, I _{DS} = -1 A,	_	7	14	1
		Q2	$V_{DS} = -10 \text{ V, } I_{DS} = -1 \text{ A,}$ $V_{GS} = -4.5 \text{ V, } R_{GEN} = 6 \Omega$	_	12	22	
t _{d(off)}	Turn-Off Delay Time	Q1		_	13	23	
		Q2		_	10	20	
t _f	Turn-Off Fall Time	Q1		_	1.6	3	
		Q2	1	_	5	10	
Q _g	Total Gate Charge		For Q1:	_	3.3	4.6	nC
Qg	Total Gate Charge		$V_{DS} = 10 \text{ V}, I_{DS} = 3.0 \text{ A},$	-	3.3 3.7	4.6	nC
Q _g	Total Gate Charge Gate–Source Charge	Q1	$V_{DS} = 10 \text{ V, } I_{DS} = 3.0 \text{ A,}$ $V_{GS} = 4.5 \text{ V}$ For Q2:	- - -			nC
		Q1 Q2	$V_{DS} = 10 \text{ V}, I_{DS} = 3.0 \text{ A}, V_{GS} = 4.5 \text{ V}$		3.7	-	nC
		Q1 Q2 Q1	$V_{DS} = 10 \text{ V, } I_{DS} = 3.0 \text{ A,}$ $V_{GS} = 4.5 \text{ V}$ For Q2: $V_{DS} = -10 \text{ V, } I_{DS} = -2.2 \text{ A,}$	_	3.7 0.95	-	nC
Q _{gs}	Gate-Source Charge	Q1 Q2 Q1 Q2	$V_{DS} = 10 \text{ V, } I_{DS} = 3.0 \text{ A,}$ $V_{GS} = 4.5 \text{ V}$ For Q2: $V_{DS} = -10 \text{ V, } I_{DS} = -2.2 \text{ A,}$	<u>-</u>	3.7 0.95 0.68	-	nC
Q _{gs}	Gate-Source Charge	Q1 Q2 Q1 Q2 Q1 Q2	$V_{DS} = 10 \text{ V, } I_{DS} = 3.0 \text{ A,}$ $V_{GS} = 4.5 \text{ V}$ For Q2: $V_{DS} = -10 \text{ V, } I_{DS} = -2.2 \text{ A,}$ $V_{GS} = -4.5 \text{ V}$	- - -	3.7 0.95 0.68 0.7	-	nC
Q _{gs}	Gate-Source Charge Gate-Drain Charge IRCE DIODE CHARACTERISTICS Maximum Continuous	Q1 Q2 Q1 Q2 Q1 Q2	$V_{DS} = 10 \text{ V, } I_{DS} = 3.0 \text{ A,}$ $V_{GS} = 4.5 \text{ V}$ For Q2: $V_{DS} = -10 \text{ V, } I_{DS} = -2.2 \text{ A,}$ $V_{GS} = -4.5 \text{ V}$	- - -	3.7 0.95 0.68 0.7	-	nC A
Q _{gs} Q _{gd} DRAIN-SOU	Gate-Source Charge Gate-Drain Charge	Q1 Q2 Q1 Q2 Q1 Q2 AND	$V_{DS} = 10 \text{ V, } I_{DS} = 3.0 \text{ A,}$ $V_{GS} = 4.5 \text{ V}$ For Q2: $V_{DS} = -10 \text{ V, } I_{DS} = -2.2 \text{ A,}$ $V_{GS} = -4.5 \text{ V}$	- - - -	3.7 0.95 0.68 0.7		
Q _{gs} Q _{gd} DRAIN-SOU	Gate-Source Charge Gate-Drain Charge RCE DIODE CHARACTERISTICS Maximum Continuous Drain-Source Diode Forward	Q1 Q2 Q1 Q2 Q1 Q2 AND	$V_{DS} = 10 \text{ V, } I_{DS} = 3.0 \text{ A,}$ $V_{GS} = 4.5 \text{ V}$ For Q2: $V_{DS} = -10 \text{ V, } I_{DS} = -2.2 \text{ A,}$ $V_{GS} = -4.5 \text{ V}$	- - - -	3.7 0.95 0.68 0.7 1.3	- - - - -	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Pulse Test: Pulse Width < 300 µs, Duty Cycle < 2.0%

TYPICAL CHARACTERISTICS: N-CHANNEL




Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation with Temperature




Figure 5. Transfer Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 4. On–Resistance Variation with Gate–to–Source Voltage





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

FDC6420C


TYPICAL CHARACTERISTICS: N-CHANNEL (continued)



450 f = 1 MHz $V_{GS} = 0 V$ 360 C_{ISS} Capacitance (pF) 270 180 Coss 90 C_{RSS} 0 0 10 15 20 V_{DS}, Drain to Source Voltage (V)

Figure 7. Gate Charge Characteristics

Figure 8. Capacitance Characteristics








Figure 9. Maximum Safe Operating Area

Figure 10. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS: P-CHANNEL





T_J, Junction Temperature (°C)

Figure 13. On–Resistance Variation with
Temperature




Figure 15. Transfer Characteristics




Figure 14. On–Resistance Variation with Gate–to–Source Voltage




Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature

TYPICAL CHARACTERISTICS: P-CHANNEL (continued)




Figure 17. Gate Charge Characteristics




Figure 18. Capacitance Characteristics




Figure 19. Maximum Safe Operating Area




Figure 20. Single Pulse Maximum Power Dissipation




Figure 21. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

FDC6420C

PACKAGE MARKING AND ORDERING INFORMATION

Device Order Number	Device Marking	Package Type	Reel Size	Tape Width	Shipping [†]
FDC6420C	420	TSOT23 6-Lead (SUPERSOT-6) (Pb-Free)	7"	8 mm	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.


SUPERSOT is trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.




TSOT23 6-Lead CASE 419BL **ISSUE A**


DATE 31 AUG 2020





e1





NOTES:

SIDE VIEW


O \ / \ 4 \ 4

SYMM
မ
0.95
.00 MIN
2.60
l

1.

LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.



1.90 BSC

0.60 REF

0.40

0.60 10°

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009. CONTROLLING DIMENSION: MILLIMETERS
 DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
 PROTRUSIONS, OR GATE BURRS. MOLD FLASH,

PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.25MM PER END. DIMENSIONS D AND E1 ARE

e1

L1

L2

θ

0.20

0°

4. SEATING PLANE IS DEFINED BY THE TERMINALS.

DETERMINED AT DATUM H.

GENERIC MARKING DIAGRAM*



XXX = Specific Device Code

= Date Code M

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON83292G	Electronic versions are uncontrolled except when accessed directly from the Document Repo Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSOT23 6-Lead		PAGE 1 OF 1		

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales