Operational Amplifiers, Single Supply, High Slew Rate, Low Input Offset Voltage

The MC33272/74 series of monolithic operational amplifiers are quality fabricated with innovative Bipolar design concepts. This dual and quad operational amplifier series incorporates Bipolar inputs along with a patented Zip–R–Trim element for input offset voltage reduction. The MC33272/74 series of operational amplifiers exhibits low input offset voltage and high gain bandwidth product. Dual –doublet frequency compensation is used to increase the slew rate while maintaining low input noise characteristics. Its all NPN output stage exhibits no deadband crossover distortion, large output voltage swing, and an excellent phase and gain margin. It also provides a low open loop high frequency output impedance with symmetrical source and sink AC frequency performance.


Features

- Input Offset Voltage Trimmed to 100 µV (Typ)
- Low Input Bias Current: 300 nA
- Low Input Offset Current: 3.0 nA
- High Input Resistance: 16 M Ω
- Low Noise: $18 \text{ nV} / \sqrt{\text{Hz}} @ 1.0 \text{ kHz}$
- High Gain Bandwidth Product: 24 MHz @ 100 kHz
- High Slew Rate: 10 V/µs
- Power Bandwidth: 160 kHz
- Excellent Frequency Stability
- Unity Gain Stable: w/Capacitance Loads to 500 pF
- Large Output Voltage Swing: +14.1 V/ -14.6 V
- Low Total Harmonic Distortion: 0.003%
- Power Supply Drain Current: 2.15 mA per Amplifier
- Single or Split Supply Operation: +3.0 V to +36 V or ±1.5 V to ±18 V
- ESD Diodes Provide Added Protection to the Inputs
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- Pb–Free Packages are Available



ON Semiconductor®

http://onsemi.com




ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.

PIN CONNECTIONS

DUAL CASE 626/751 Output 1 ₿ V_{CC} 7 Output 2 Inputs 1 [3 Inputs 2 V_{EE} (Top View)



MAXIMUM RATINGS

| Rating | | Symbol | Value | Unit |
|--|--|----------------------|---------------------------|------|
| Supply Voltage | | V_{CC} to V_{EE} | +36 | V |
| Input Differential Voltage Range | | V _{IDR} | Note 1 | V |
| Input Voltage Range | | V _{IR} | Note 1 | V |
| Output Short Circuit Duration (Note 2) | | t _{SC} | Indefinite | sec |
| Maximum Junction Temperature | | Τ _J | +150 | °C |
| Storage Temperature | | T _{stg} | -60 to +150 | °C |
| ESD Protection at Any Pin | – Human Body Model – Machine Model | V _{esd} | 2000 200 | V |
| Maximum Power Dissipation | | PD | Note 2 | mW |
| Operating Temperature Range | MC33272A, MC33274A NCV33272A, NCV33274A | T _A | -40 to +85 -40 to +125 | °C |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Either or both input voltages should not exceed V_{CC} or V_{EE}.
 Power dissipation must be considered to ensure maximum junction temperature (T_J) is not exceeded (see Figure 2).


| Characteristics | Figure | Symbol | Min | Тур | Max | Unit |
|--|----------|--|-------------------------------|-----------------------------------|-----------------------------------|-------|
| Input Offset Voltage ($R_S = 10 \Omega$, $V_{CM} = 0 V$, $V_O = 0 V$) ($V_{CC} = +15 V$, $V_{EE} = -15 V$) $T_A = +25^{\circ}C$ $T_A = -40^{\circ} to +85^{\circ}C$ $T_A = -40^{\circ} to +125^{\circ}C$ (NCV33272A) $T_A = -40^{\circ} to +125^{\circ}C$ (NCV33274A) ($V_{CC} = 5.0 V$, $V_{EE} = 0$) | 3 | Vıo | - - - - | 0.1 _ _ _ | 1.0 1.8 2.5 3.5 | mV |
| $T_{A} = +25^{\circ}C$ | | | - | - | 2.0 | |
| Average Temperature Coefficient of Input Offset Voltage R_S = 10 Ω , V_{CM} = 0 V, V_O = 0 V, T_A = -40° to +125°C | 3 | $\Delta V_{IO} / \Delta T$ | _ | 2.0 | _ | μV/°C |
| Input Bias Current (V _{CM} = 0 V, V _O = 0 V) $T_A = +25^{\circ}C$ $T_A = T_{low}$ to T_{high} | 4, 5 | Ι _{ΙΒ} | | 300 - | 650 800 | nA |
| Input Offset Current (V _{CM} = 0 V, V _O = 0 V) $T_A = +25^{\circ}C$ $T_A = T_{low}$ to T_{high} | | I _{IO} | | 3.0 _ | 65 80 | nA |
| Common Mode Input Voltage Range (ΔV_{IO} = 5.0 mV, V_O = 0 V) T _A = +25°C | 6 | V _{ICR} | V _{EE} | to (V _{CC} - | 1.8) | V |
| Large Signal Voltage Gain (V _O = 0 V to 10 V, R _L = 2.0 k Ω) T _A = +25°C T _A = T _{low} to T _{high} | 7 | A _{VOL} | 90 86 | 100 - | | dB |
| | 8, 9, 12 | V ₀ + V ₀ - V ₀ + V ₀ - V _{0L} V _{0H} | 13.4 - 13.4 - 3.7 | 13.9 -13.9 14 -14.7 - | -13.5 - -14.1 0.2 5.0 | V |
| Common Mode Rejection (V _{in} = +13.2 V to -15 V) | 13 | CMR | 80 | 100 | - | dB |
| Power Supply Rejection V_{CC}/V_{EE} = +15 V/ –15 V, +5.0 V/ –15 V, +15 V/ –5.0 V | 14, 15 | PSR | 80 | 105 | - | dB |
| Output Short Circuit Current (V _{ID} = 1.0 V, Output to Ground) Source Sink | 16 | I _{SC} | +25 -25 | +37 -37 | | mA |
| Power Supply Current Per Amplifier ($V_O = 0 V$) ($V_{CC} = +15 V$, $V_{EE} = -15 V$) $T_A = +25^{\circ}C$ $T_A = T_{low}$ to T_{high} | 17 | Icc | | 2.15 | 2.75 3.0 | mA |
| $(V_{CC} = 5.0 \text{ V}, V_{EE} = 0 \text{ V})$ $T_A = +25^{\circ}\text{C}$ | | | - | - | 2.75 | |

| DC ELECTRICAL CHARACTERISTICS | $(V_{CC} = +15 V, V_{CC} = -15 V, T_{A} = 10 V$ | 25°C, unless otherwise noted.) |
|-------------------------------|---|--------------------------------|
| DO LELOTINOAL ONANAOTENIOTIOO | $(v_{1}) = +10$ v, $v_{FF} = -10$ v, $I_A = 10$ | |


3. MC33272A, MC33274A $T_{low} = -40^{\circ}C$ $T_{high} = +85^{\circ}C$ NCV33272A, NCV33274A $T_{low} = -40^{\circ}C$ $T_{high} = +125^{\circ}C$


| Characteristics | Figure | Symbol | Min | Тур | Max | Unit |
|---|------------|-----------------|-----|-------|-----|--------|
| Slew Rate (V _{in} = -10 V to +10 V, R _L = 2.0 kΩ, C _L = 100 pF, A _V = +1.0 V) | 18, 33 | SR | 8.0 | 10 | _ | V/µs |
| Gain Bandwidth Product (f = 100 kHz) | 19 | GBW | 17 | 24 | - | MHz |
| AC Voltage Gain (R _L = 2.0 k Ω , V _O = 0 V, f = 20 kHz) | 20, 21, 22 | A _{VO} | - | 65 | - | dB |
| Unity Gain Bandwidth (Open Loop) | | BW | - | 5.5 | - | MHz |
| Gain Margin (R _L = 2.0 k Ω , C _L = 0 pF) | 23, 24, 26 | A _m | - | 12 | - | dB |
| Phase Margin (R_L = 2.0 k Ω , C_L = 0 pF) | 23, 25, 26 | φ _m | - | 55 | - | Deg |
| Channel Separation (f = 20 Hz to 20 kHz) | 27 | CS | - | -120 | - | dB |
| Power Bandwidth (V_O = 20 V_{pp,} R_L = 2.0 k\Omega, THD \leq 1.0%) | | BW _P | - | 160 | - | kHz |
| Total Harmonic Distortion (R _L = 2.0 kΩ, f = 20 Hz to 20 kHz, V _O = 3.0 V _{rms} , A _V = +1.0) | 28 | THD | _ | 0.003 | _ | % |
| Open Loop Output Impedance ($V_0 = 0 V$, f = 6.0 MHz) | 29 | Z _O | - | 35 | - | Ω |
| Differential Input Resistance (V _{CM} = 0 V) | | R _{in} | - | 16 | - | MΩ |
| Differential Input Capacitance (V _{CM} = 0 V) | | C _{in} | - | 3.0 | - | pF |
| Equivalent Input Noise Voltage (R _S = 100 Ω , f = 1.0 kHz) | 30 | e _n | - | 18 | - | nV/√H: |
| Equivalent Input Noise Current (f = 1.0 kHz) | 31 | i _n | - | 0.5 | - | pA/√Hz |


AC ELECTRICAL CHARACTERISTICS (V_{CC} = +15 V, V_{EE} = -15 V, T_A = 25°C, unless otherwise noted.)



























 $C_{L} = 100 \, pF$

 $C_L = \phi$





V_O, OUTPUT VOLTAGE (50 mV/DIV)

V_{CC} = +15 V

 $V_{EE} = -15 V$

 $R_L = 2.0 k\Omega$

 $C_{L} = 300 \, pF$

T_A = 25°Ċ


 $A_V = +1.0$

ORDERING INFORMATION

| Device | Package | Shipping [†] | |
|------------------|-----------------------|-----------------------|--|
| MC33272AD | SOIC-8 | | |
| MC33272ADG | SOIC-8 (Pb-Free) | 98 Units / Rail | |
| MC33272ADR2 | SOIC-8 | | |
| MC33272ADR2G | SOIC-8 (Pb-Free) | 2500 / Tape & Reel | |
| MC33272AP | PDIP-8 | | |
| MC33272APG | PDIP-8 (Pb-Free) | 50 Units / Rail | |
| NCV33272ADR2* | SOIC-8 | | |
| NCV33272ADR2G* | SOIC-8 (Pb-Free) | 2500 / Tape & Reel | |
| MC33274AD | SOIC-14 | | |
| MC33274ADG | SOIC-14 (Pb-Free) | 55 Units / Rail | |
| MC33274ADR2 | SOIC-14 | | |
| MC33274ADR2G | SOIC-14 (Pb-Free) | | |
| MC33274ADTBR2G | TSSOP-14 (Pb-Free) | | |
| MC33274AP | PDIP-14 | | |
| MC33274APG | PDIP-14 (Pb-Free) | 25 Units / Rail | |
| NCV33274AD* | SOIC-14 | | |
| NCV33274ADG* | SOIC-14 (Pb-Free) | 55 Units / Rail | |
| NCV33274ADR2* | SOIC-14 | | |
| NCV33274ADR2G* | SOIC-14 (Pb-Free) | | |
| NCV33274ADTBR2G* | TSSOP-14 (Pb-Free) | 1 | |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
 *NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.



STYLES ON PAGE 2

ON Semiconductor




DATE 22 APR 2015

- NOTES:
 DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: INCHES.
 DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-AGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
 DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT DE VICE DA 10 INCH. NOT TO EXCEED 0.10 INCH. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM
- 5. PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C.
- 6.
- DIMENSION & BIS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CODNEPS) 7.
- 8. CORNERS).

| | , | | | |
|-----|-------|-------|--------|-------|
| | INC | HES | MILLIM | ETERS |
| DIM | MIN | MAX | MIN | MAX |
| Α | | 0.210 | | 5.33 |
| A1 | 0.015 | | 0.38 | |
| A2 | 0.115 | 0.195 | 2.92 | 4.95 |
| b | 0.014 | 0.022 | 0.35 | 0.56 |
| b2 | 0.060 |) TYP | 1.52 | TYP |
| С | 0.008 | 0.014 | 0.20 | 0.36 |
| D | 0.735 | 0.775 | 18.67 | 19.69 |
| D1 | 0.005 | | 0.13 | |
| Е | 0.300 | 0.325 | 7.62 | 8.26 |
| E1 | 0.240 | 0.280 | 6.10 | 7.11 |
| е | 0.100 | BSC | 2.54 | BSC |
| eB | | 0.430 | | 10.92 |
| L | 0.115 | 0.150 | 2.92 | 3.81 |
| М | | 10° | | 10° |

GENERIC **MARKING DIAGRAM***



XXXXX = Specific Device Code

- = Assembly Location
- WL = Wafer Lot
- YY = Year

А

G

- ww = Work Week
 - = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " .", may or may not be present.

| DOCUMENT NUMBER: | 98ASB42428B | Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED 0 | | | |
|--|-------------|--|-------------|--|--|
| DESCRIPTION: | PDIP-14 | | PAGE 1 OF 2 | | |
| ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others. | | | | | |

© Semiconductor Components Industries, LLC, 2019

PDIP-14 CASE 646-06 ISSUE S

DATE 22 APR 2015

| STYLE 1: PIN 1. COLLECTOR 2. BASE 3. EMITTER 4. NO CONNECTION 5. EMITTER 6. BASE 7. COLLECTOR 8. COLLECTOR 9. BASE 10. EMITTER 11. NO CONNECTION 12. EMITTER 13. BASE 14. COLLECTOR | STYLE 2: CANCELLED | STYLE 3: CANCELLED | STYLE 4: PIN 1. DRAIN 2. SOURCE 3. GATE 4. NO CONNECTION 5. GATE 6. SOURCE 7. DRAIN 8. DRAIN 9. SOURCE 10. GATE 11. NO CONNECTION 12. GATE 13. SOURCE 14. DRAIN |
|---|--|---|---|
| STYLE 5: PIN 1. GATE 2. DRAIN 3. SOURCE 4. NO CONNECTION 5. SOURCE 6. DRAIN 7. GATE 8. GATE 9. DRAIN 10. SOURCE 11. NO CONNECTION 12. SOURCE 13. DRAIN 14. GATE | STYLE 6: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE | STYLE 7: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE | STYLE 8: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE |
| STYLE 9: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE | STVLE 10: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE | STYLE 11: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE | STYLE 12: PIN 1. COMMON CATHODE 2. COMMON ANODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. COMMON ANODE 7. COMMON CATHODE 8. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. ANODE/CATHODE 14. ANODE/CATHODE 14. ANODE/CATHODE |

| DOCUMENT NUMBER: | 98ASB42428B Electronic versions are uncontrolled except when accessed directly from the Document Ro Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | | | |
|---|---|--|-------------|--|--|--|
| DESCRIPTION: | PDIP-14 | | PAGE 2 OF 2 | | | |
| ON Semiconductor reserves the right the suitability of its products for any pa | ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the | | | | | |

onsemí



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED 0 | |
|--|--|---|---------------------------|
| DESCRIPTION: | SOIC-8 NB | | PAGE 1 OF 2 |
| the right to make changes without furth purpose, nor does onsemi assume ar | er notice to any products herein. onsemi make ny liability arising out of the application or use | LLC dba onsemi or its subsidiaries in the United States and/or other courses no warranty, representation or guarantee regarding the suitability of its proof any product or circuit, and specifically disclaims any and all liability, incle under its patent rights nor the rights of others. | oducts for any particular |

SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

| DOCUMENT NUMBER: | 98ASB42564B | 8ASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Repo Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|-------------|---|-------------|--|
| DESCRIPTION: | SOIC-8 NB | | PAGE 2 OF 2 | |
| | | | | |

onsem and of isor in are trademarks or semiconductor compension instructions, the do onsem or its subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced stat purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

DUSEM

0.068

0.019

0.344

0.244



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98ASB42565B Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** SOIC-14 NB PAGE 1 OF 2 onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-14 CASE 751A-03 ISSUE L

DATE 03 FEB 2016


| STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE | STYLE 2: CANCELLED | STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE | STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE |
|---|---|---|---|
| STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE | STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE | STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON CATHODE 13. ANODE/CATHODE 14. ANODE/CATHODE | STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE |

| DOCUMENT NUMBER: | 98ASB42565B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|---|-------------|
| DESCRIPTION: | SOIC-14 NB | | PAGE 2 OF 2 |
| | | | |

onsemi and ONSEMI: are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

onsemi



| DOCUMENT NUMBER: | 98ASH70246A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|--|-------------|---|-------------|--|
| DESCRIPTION: | TSSOP-14 WB | | PAGE 1 OF 1 | |
| onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular | | | | |

purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>